Hierarchical Timing Language



Arkadeb Ghosal Thomas A. Henzinger Daniel Iercan Christoph Kirsch Alberto L. Sangiovanni-Vincentelli

Electrical Engineering and Computer Sciences University of California at Berkeley

Technical Report No. UCB/EECS-2006-79 http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-79.html

May 23, 2006

Copyright © 2006, by the author(s). All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

Acknowledgement

This work was supported in part by GSRC grant 2003-DT-660 and in part by the Center for Hybrid and Embedded Software Systems (CHESS) at UC Berkeley, which receives support from the National Science Foundation (NSF award #CCR-0225610), the State of California Micro Program, and the following companies: Agilent, DGIST, General Motors, Hewlett Packard, Infineon, Microsoft, and Toyota.

Hierarchical Timing Language*

Arkadeb Ghosal UC Berkeley arkadeb@eecs.berkeley.edu Thomas A. Henzinger EPFL tah@epfl.ch Daniel Iercan "Politehnica" U. of Timisoara daniel.iercan@aut.upt.ro

Christoph Kirsch University of Salzburg ck@cs.uni-salzburg.at Alberto Sangiovanni-Vincentelli UC Berkeley alberto@eecs.berkeley.edu

May 23, 2006

Abstract

We have designed and implemented a new programming language for hard real-time systems. Critical timing constraints are specified within the language, and ensured by the compiler. The main novel feature of the language is that programs are extensible in two dimensions without changing their timing behavior: new program modules can be added, and individual program task can be refined. The mechanism that supports time invariance under parallel composition is that different program modules communicate at specified instances of time. Time invariance under refinement is achieved by conservative scheduling of the top level. The language, which assembles real-time tasks within a hierarchical module structure with timing constraints, is called Hierarchical Timing Language (HTL). It is a coordination language, in that individual tasks can be implemented in other languages. We present a distributed HTL implementation of an automotive steer-by-wire controller as a case study.

1 Introduction

Much current real-time programming proceeds by trial and error: if during a program test some task misses its deadline, then the task priorities are reassigned, and new tests are performed. In rare cases can the timing of a program be *proved* correct, by scheduling theory or formal verification. Scheduling analysis becomes difficult when the program structure is irregular, with branches, exceptions, and dynamic task creation. Formal techniques are difficult due to state space explosion.

Part of the problem is that design practice refers to time in an indirect way, often through low-level constructs such as priorities. One of the main challenges in real-time programming, therefore, is lifting the level of abstraction. In

^{*}This work was supported in part by GSRC grant 2003-DT-660 and in part by the Center for Hybrid and Embedded Software Systems (CHESS) at UC Berkeley, which receives support from the National Science Foundation (NSF award #CCR-0225610), the State of California Micro Program, and the following companies: Agilent, DGIST, General Motors, Hewlett Packard, Infineon, Microsoft, and Toyota.

this report, we present a new high-level coordination language for interacting hard real-time tasks called Hierarchical Timing Language (HTL). Like Giotto [1], our language refers directly to real-time instances, but it is more general than Giotto, in that it offers hierarchical layers of abstraction. Besides adding program structure, a main benefit of the abstraction hierarchy is that feasible schedules for lower layers can be efficiently constructed from feasible schedules for higher layers.

HTL permits the composition and refinement of programs without changing their real-time behavior. Parallel program modules communicate with each other and with the environment through so-called *communicators*, of which sensors and actuators are special cases. A communicator defines a sequence of real-time instances of a static variable. Task reads and writes specify communicator instances. As the read and written time instances of communicators are fixed by a program, they remain unchanged when the context of the program is modified. In other words, the communicator instances specify a *logical execution time* (LET) [1] slot for each task; the actual physical execution of the task must fall within this slot. As long as physical task execution falls within the LET interval, the functional and timing semantics of a program is deterministic, independent of the actual task schedule. In particular, individual program modules can be reused in different contexts without changing their timing behavior, or upgraded without affecting the timing of the rest of the system.

In HTL, tasks can be refined, in multiple levels, by groups of tasks with precedence relations. Each task refinement is constrained in such a way that if the task is schedulable, then the more detailed replacement group of tasks is schedulable as well. As a consequence, schedulability needs to be checked only for the top level of an HTL program. This avoids a combinatorial explosion, and permits scheduling to be performed by the HTL compiler. The compiler rejects a program if it cannot guarantee that its timing specification is satisfied on a given platform (which is specified through worst-case execution times for all tasks).

In addition to module composition (concurrency) and task refinement (hierarchy), HTL supports the collection of tasks into *modes*, which can be composed sequentially. We provide an operational semantics for HTL and define a (simple) compiler to generate E code (code used by the Embedded Machine). The compiler performs schedulability analysis and translates HTL programs into code for the Embedded Machine [2]. The HTL compiler can generate E code for an distributed HTL implementation; we assume that the Embedded Machine has been implemented on each host over which the HTL implementation is distributed. The semantics of an HTL program remains independent of the number of hosts, but the analysis and code generation takes into account the distribution.

We present an automotive steer-by-wire controller as a case study. A steer-by-wire system removes the mechanical linkage between steering wheel and car with a set of sensors, actuators, and a controller distributed over several processors. Typically the sensors and actuators are spread over four processors for each of the wheels, and the controller (along with different functionalities like fault detection, supervisory control, and power coordinator) is implemented on more than one processor. While the example is particularly useful to show the use of communicators and task refinement, it also illustrates the need of horizontal and vertical extensions of the software. Horizontally, parallel modules can be appended to the implementation without changing the timing behavior of the implementation. Vertically, the refinement concept can be used to provide (temporal) space for future extensions.

Overview. Section 2 presents a brief overview on communication and computation model of HTL and basic program structures. Section 3 discusses an implementation of the steer-by-wire controller in HTL. Section 4 presents the abstract syntax for HTL and the restrictions required to ensure race-free execution and schedulable programs. Section 5 presents the operational semantics of the language. Section 6 discusses the compiler for HTL to generate E code.

Section 7 presents an overview of schedulability check for HTL. Section 8 compares HTL with related works. Section 9 concludes the report.

2 Overview

Logical execution time. LET model(Figure 1) decouples the time when a software task reads input and writes output from the time when the task executes. An LET task is a sequential code operating on memory that has been assigned to the task upon release (and is not accessible to any other tasks). The *release* and *termination* decides the LET for the task; the task is *active* between the release and termination events which are triggered clock ticks or sensor interrupts. The input of an LET task is written into its assigned memory when the release event occurs and not when the task actually *starts* executing. Similarly the output is available to other tasks or actuators at the termination event, even if the task completes physical execution earlier. In between the start and completion of execution the task may be preempted and then resume the execution. LET tasks are time and value deterministic, portable and composable. An LET task is *time safe* on some given hardware if the task *completes* execution on that hardware before the termination event occurs.



Figure 1: Logical Execution Time (LET) Model

Communication and computation model. The communication model for HTL is centered around *communicators*. A communicator is a variable (with a structured data type and has values from a set that complies to the data type) which can be accessed (i.e. read from or write to) only at specific time instances. We specify the time instance through a communicator period. The computation model for HTL comprises of software tasks; a *task* is sequential code without any internal synchronization point. A task reads from certain instances of some communicators, evaluates a pre-defined function based on the input and updates certain instances of the same or other communicators.



Figure 2: Communicators and Tasks

Figure 2 shows the interaction between four communicators and two tasks. The four communicators, c1, c2, c3 and

 c_4 have periods 2, 3, 4 and 3 respectively; the instances of access have been shown along the time line. Task t_1 reads second instances of c_1 and c_4 and updates fourth instance of c_2 . Task t_2 reads second instance of c_3 and updates sixth instance of c_1 and fifth instance of c_2 . The read and write instances implicitly specify the LET for the tasks; thus LET of t_1 span from time unit 3 to time unit 9 and LET of t_2 span from time unit 4 to time unit 10.

Communicators determine the interaction between tasks. While communicators are the key to write HTL programs in a compositional way, they also ensure deterministic behavior. Determinism implies that given sufficient CPU speed, the real-time behavior of the program is determined by the input, independent of the host speed and utilization and is maintained by ensuring no race on communicators and that a communicator is updated before it is read.

HTL allows direct communication between tasks with identical frequencies (tasks with different frequencies can only communicate via communicators); communication through ports ensure zero latency. Figure 3 shows three tasks t_1 , t_2 and t_3 . Task t_1 reads second instances of c_1 and c_4 and task t_2 reads second instance of c_3 . Completion of t_1 and t_2 are not specified; instead a third task t_3 reads the evaluation of t_1 and t_2 and updates the fifth instance of c_2 . The communication between t_1 (and t_2) and t_3 occurs through ports. A *port* is variable with fixed data type but is not bound to time instances i.e. as soon as the evaluation of t_1 is complete, task t_2 can read the output.



Figure 3: Communicators, Ports and Tasks

Program. An HTL *program* is a set of communicators and a set of modes. A *mode* is a group of task with identical frequency (expressed as mode period). Tasks within a mode may interact through ports; however tasks in different modes can only communicate through communicators. The ports in a mode express the precedence relation between tasks; if a task *precedes* another task then the second task must read a port updated by another task. Figure 4 shows two modes m_1 and m_2 with periods 6 and 12 respectively.



Figure 4: Modes, Tasks and Communicators

In real-time applications a group of tasks get replaced by an alternate group depending on some pre-defined condition (e.g. change in temperature readings). HTL accommodates this by allowing switching of modes (possible only at end of mode periods) based on some condition specified as a predicate on communicators and ports. A network of modes switching between themselves is referred as a *module*(Figure 5). In the modified specification model, an HTL program is a set of modules and a set of communicators. The modules are composed in parallel while modes in a module are composed sequentially. At any instance, tasks of at most one mode of a module may be executing. One mode in each

module is specified as the start mode and starts executing (before any other modes of the module) when the module is executed.



Figure 5: Modules and Modes

Refinement. Specifying all behaviors through mode switching is cumbersome. To have an efficient and concise specification we introduce the concept of *mode refinement*; a mode in a program can be replaced by an HTL program. This does not add expressiveness of the model; in fact an HTL program with arbitrary levels of refinement can be translated into one with no refinement. However the feature allows a compact representation without overloading analysis; e.g. for schedulability analysis one does not need to consider all possible combinations of refinement modes and this save subsequent computation effort. In fact for an HTL program (with certain restrictions) schedulability is ensured if the top-level program (without considering any refinement) is schedulable.



Figure 6: Refinement

Figure 6 shows a mode m and a mode m' (from a program which refines m). The tasks in m execute in parallel to that of m'. HTL imposes certain restrictions on m' to ensure efficient analysis. First, period of mode m' is identical to that of m. This ensures that when m switches (which is only possible at the end of period), all tasks in the modes refining m has terminated execution. Second, every task in m' maps to an unique task in m (shown by grey arrows) e.g. t'_5 (child) to t_5 (parent). HTL considers t_5 as a placeholder (or an *abstract* task) to that of t'_5 (or an *concrete* task); in other words t_5 does not execute at run-time but ensures that t'_5 is accounted for during schedulability analysis of the top program. Also, the latest (earliest) communicator read (write) of t'_5 should be equal to or earlier (later) than that of t_5 , dependencies of t'_5 should be a subset of dependencies of t_5 and worst-case-execution-time of t'_5 should be less than equal to that of t_5 . The constraint ensures that if t_5 can be scheduled in the top program, t'_5 can be scheduled for the whole program (refer Section 7 for complete analysis).



Figure 7: Program and Refinement

Refinement allows efficient specification by allowing *choice* and *change of behavior*. The choice is expressed when an abstract task in a mode can be parent of several concrete or abstract task in different modes of a refinement program.

By using the hierarchy, the choices can be used in a structured manner. The change of behavior is exploited by having the child task reading from/ writing to different communicators within the constraints discussed above. Figure 7 shows a diagrammatic view of an HTL program with refinement. The modes shows the tasks with precedences and the refinement modes show possible orientation of children concrete/ abstract tasks.

Distribution. Many embedded applications are distributed; tasks are distributed on several hosts and interact with each other through communication channels. In HTL, distribution is specified through a mapping of modules to hosts; the distribution is implemented by replicating shared communicators on all hosts and then have the tasks (writing to the shared communicators) broadcast the outputs. The semantics remain the same as if they were running on a single host; however code generation and analysis take the distribution into account. The LET model is extended to include both execution and transmission of output (Figure 8).



Figure 8: Task execution and transmission

3 Steer-By-Wire

A *steer-by-wire*(SBW) control system replaces the mechanical linkage between steering wheel and car wheels by a set of steering wheel angle sensors, electric motors that control the wheel angle, and a controller that computes the required wheel motor actuation. To maintain a realistic road condition feel for the driver, a force feedback actuator is placed on the steering wheel. The specific architecture that has been used here is a simplified steer-by-wire model used by General Motors for their prototype hydrogen fuel-cell car FX-3. The example is an imitation of the concerns and requirements and does not represent a real set of control algorithms for an actual product or prototype.



Figure 9: Data Flow and Functional Blocks

The sensors (Figure 9) read desired steer/ torque from driver and current vehicle state (wheel angle, motor current, speed, friction, power, pitch, yaw etc). The system functionality is divided into five parts: computation of wheel

motor actuation and steer feedback, supervisory control, fault handling and power coordinator. Supervisory control coordinates between steering, braking and suspension; for simplicity we are not implementing the braking and suspension and assume that the interface is being provided as a set of sensor values. The supervisor typically runs in tripleredundant mode (three copies are executed in three different processors). The fault handling system detects, isolates and mitigates fault and warns the driver in case of fault. Power coordinator handles the coordination of motor current computed by the controller with rest of the power grid.



Figure 10: Implementation of SBW system

An architecture for SBW (Figure 10) consists of eight hosts (or processors): four motor control units (MCUs) and four electronic control units (ECUs). The MCUs are placed near the wheels and detect sensor values related to wheels and send signals to motor actuator. The ECUs implement rest of the functionalities. All hosts are connected through a communication link that allows broadcast from any host.

sensor_RR	actuator_RR	Control	Fault	Supervisor1
sensor_RL	actuator_RL		Diagnosis	Supervisor?
sensor_FR	actuator_FR	Steer	Dowor	Supervisorz
sensor_FL	actuator_FL	Feedback	Power	Supervisor3

Figure 11: Modules for the SBW implementation

Steer-by-wire in HTL. Each of the functional units of the SBW system is represented by a module in the HTL implementation (Figure 11¹). There are nine modules: sensor units for each wheel (rear-left: RL, rear-right: RR, front-left: FL, and front-right: FR), actuator units for each of the four wheels (RL, RR, FL, and FR), and computational units for control, steer feedback, fault diagnosis, power and supervisor (there are three copies of supervisor).

Each of the above units behave differently under varied conditions. For example, the wheel actuation need to be done faster over a critical speed; computation of actuation signal at the time of engine start is different from that at

¹In the figures program, module and mode will be denoted by an oval box, rectangle and an ellipse respectively.

high speed; supervisor functions differently when the car is running under emergency condition; fault diagnosis uses a different set of computations at normal driving conditions than when a fault is detected etc. The change in the behavior is captured by mode switches; Figure 12 shows the different modes of the modules (period of the modes are in millisecond and are shown in the shaded box). Due to space constraints, we will not present the details of the modes; refer http://htl.cs.uni-salzburg.at for full specification. Next we will present a specific scenario of inter-mode communication.



Figure 12: Modes for the modules

Angle for rear-left wheel (car is moving at a high speed) is measured by three sensors; the sensor values (after appropriate modification) are read by a task that mediates on the value to be considered and then pass it onto the control task. This necessitates communication between mode high (module sensor_RL), mode high (module steer feedback) and mode high (module control). The modes and communicators have period 4000 and 500 microseconds respectively. Instances of communicators are referred relative to mode period (0-th instance corresponds to the start of the mode). Tasks SENWheelA3, SENWheelA4, SENWheelA5 (in mode high of module sensor_RL) reads three sensors A3, A4, A5 (connected to RL wheel) at the start of the period and update first instance of three communicators cA3, cA4 and cA5. Task MEDAngleRL (in mode high of module steer feedback) reads the first instance of the above communicators. The program semantics ensure that write precedes read. Task MEDAngleRL write to the second instance of communicator cAngleRL. Task cntrlFUN reads the second instance of cAngleRL (among other communicators) and computes value of wheel actuation signal. Task RackPinAct reads the output port of cntrlFUN and computes the power requirement for the motors.



Figure 13: Communication in SBW implementation

Scenario-specific functionalities can be further differentiated. For example, at high speeds control law for computing the actuation signal differs on the basis of whether the car is driven manually or under cruise. Similarly the tasks executed during emergency by the supervisory control are different in the case of under-steering from that of oversteering. Fault handling functionality depends on whether there is a communication fault or processor fault. If all of these are expressed in one module, the module size becomes large and unmanageable - refinement allows an efficient solution. In the SBW program (Figure 14), the mode low (of module control) is refined by a program which has one module with two modes idle and motion; the mode motion is further refined by a program with a module with two modes crawl and average. If the modes were not refined then the module control would have 6 modes and 17 mode switches; this is not only inefficient but error prone.



Figure 14: HTL program for SBW system with all the refinements

Distribution of an HTL program is specified by a mapping of the modules of the top-level program (a program which does not refine any mode) to hosts; the modes of the module and the corresponding refinements are bound to execute on the same host. The SBW system is distributed over 8 hosts: sensor and actuator modules for each wheel share one host; modules control, steer feedback and fault diagnosis are distributed on three hosts along with one supervisor module; module power is assigned to one host.

Implementation. We have implemented the case study on eight AMD Duron 1.4Ghz machines with 256MB RAM connected by a 100Mbps Ethernet network. The case study is written in 873 lines of HTL code and compiled to around 1800 virtual machine instructions per host. The virtual machine [2] is written in C and executes the generated code with an overhead between 60 and 300 microseconds per time instant for which it is invoked. See Section 6 for more details on the HTL compiler and runtime system. The tasks are written in C but do not actually implement any functionality, only bounded empty loops. Our implementation simulates the case study in real time but at a frequency of 2Hz, which is 1000 times slower than the actual system, and therefore only demonstrates the correctness of the code generated for the HTL program of the case study.

4 Abstract Syntax

We provide the main components of the HTL language in an abstract way. In practise a concrete syntax can be written from this abstract syntax (refer Appendix A).

An HTL program P consists of the following components:

- a set of communicator declarations commdecl. A communicator declaration (c,type,init,π_c) consists of a communicator name c, a structured data type² type, an initial value init (if different from the default value of type), and a period of access π_c ∈ N_{>0}. If (c,..,.) and (c',..,.) are two distinct communicator declarations then c ≠ c'. The set of declared communicator names for a program P be comms(P) i.e. comms(P) = {c|(c,..,.,) ∈ commdecl(P)}. Given a communicator c ∈ comms(P), the type type[c] denotes the range of values the communicator can evaluate to and init[c] denotes the initial value of the communicator. The evaluation of a communicator val[c] is a function that maps c to a value in type[c].
- a set of *module declarations* moduledecl. A module declaration (M,portdecl,taskdecl,modedecl,smode) consists of a module name M, a set of port declarations portdecl, a set of task declarations taskdecl, a set of mode declarations modedecl, and a mode name smode. If (M,.,.,.) and (M',.,.,.) are two distinct module declarations then M ≠ M'. The set of declared module names for a program P be modules(P) i.e. modules(P) = {M|(M,.,.,.) ∈ moduledecl(P)}.
 - a port declaration (p,type,init) consists of a port name p, a structured data type type, and an initial value init (if different from the default value of type). If (p,.,.) and (p',.,.) are two distinct port declarations then p ≠ p'. The set of declared port names for a module M be ports(M) i.e. ports(M) = {p|(p,.,.) ∈ portdecl(M). Given a port p ∈ ports(M), the type type[p] denotes the range of values the port can evaluate to and init[p] denotes the initial value of the port. The evaluation of a port val[p] is a function that maps p to a value in type[p].
 - a task declaration (t,filist,folist,fn) consists of a task name t, a list of formal input parameters filist, a list of formal output parameters folist and an optional task function fn. An element of the list of formal input parameters is a data type; i.e. for all 1 ≤ j ≤ |filist|, filist(j) = type. Similarly an element of the list of formal output parameters is a data type; i.e. for all 1 ≤ k ≤ |folist|, folist(k) = type. If (t,.,.,.) and (t',.,.,.) are two distinct task declarations then t ≠ t'. Let val[type] denote the range of values for a particular data type type. The function fn is defined as fn: ∪ival[filist(i)] → Uival[folist(j)].
 - a mode declaration (m, π_m, invocs, switches, refprog) consists of a mode name m, a mode period π_m ∈ N_{>0}, a set of task invocations invocs, a set of mode switches switches, and an optional program name refprog. If (m, ., ., .) and (m', ., ., .) are two distinct mode declarations then m ≠ m'. The set of declared mode names for a module M is modes(M) i.e. modes(M) = {m|(m, ., ., .) ∈ modedecl(M).
 - * a *task invocation* (t,ailist,aolist,ptask) consists of a task name t, a list of actual input parameters ailist, a list of actual output parameters aolist and an optional task name ptask. An element of ailist (or aolist) is either a port p or a pair (c,i) with a communicator name c and an instance

²Data type indicates common types like integer, float and boolean. More complex data types like arrays can be defined; however types are not an integral part of the program definition and a detailed discussion has been left out.

number $i \in \mathbb{N}$. Task names of the invocations are unique i.e. if (t, ., ., .) and (t', ., ., .) are two different task invocations then $t \neq t'$.

* a mode switch (cnd,m) consists of a condition cnd (expressed as a predicate on ports and communicators) and a destination mode name m ∈ modes(M). If (cnd,.) and (cnd',.) are two distinct mode switches, then for all valuations of ports and communicators, either cnd evaluates to false or cnd' evaluates to false i.e. mode switches are deterministic. The set of destination mode names from a mode m be destmodes(m) i.e. destmodes(m) = {m|(.,m') ∈ switches(m)}.

4.1 Definitions based on hierarchy

In the section we will relate components e.g. modules or programs or communicator accesses across levels of hierarchy in a HTL program.

Module types. A module M_n is a *sub-module* of a module M_1 if there exists $n \in \mathbb{N}_{>1}$ modules $M_1, M_2, ..., M_n$ such that for every pair M_j, M_{j+1} there exists a mode declaration $(m, ..., .., P) \in modedecl(M_j)$ and $M_{j+1} \in modules(P)$ for $1 \le j < n$. The module M_1 is a *super-module* of M_n . A module is a sub-module (and a super-module) of itself. A *top-level module* is one with no super-module other than itself; a *leaf module* is one with no sub-module other than itself. A module M_2 is an *immediate sub-module* of a module M_1 if there exists a mode declaration $(m, ..., .., P) \in modedecl(M_1)$ and $M_2 \in modules(P)$. The module M_1 is an *immediate super-module* of M_2 . An immediate sub (super) module is also a sub (super) module. The set of all the sub-modules of a module M is submdl(M). Module M is a *sibling* of module M' if $M, M' \in modules(P)$ for a program P. The *sibling set* for module M is sibset(M) = modules(P) \ M.

Program types. If $M' \in modules(P')$, $M \in modules(P)$ and M' is a (immediate) sub-module of M, then P' is a (*immediate*) sub-program of P and P is a (*immediate*) super-program of P'. A program P is both a sub-program and a super-program to itself. A *top-level program* is one with no super-program than itself. A *leaf-level program* is one with no sub-program than itself. A *flat program* is one which is both a top-level and leaf-level program. *Abstract program* abs(P) for program P is the top-level program with all immediate sub-programs removed, i.e. if P = (commdecl, moduledecl) then abs(P) = (commdecl, moduledecl') where (M, portdecl, taskdecl, modedecl', smode) \in moduledecl' if (M, portdecl, taskdecl, modedecl, smode) \in moduledecl where mode declaration (m, invocs, switches) \in modedecl' for every mode declaration (m, invocs, switches, .) \in modedecl. An abstract program is always flat.

Mode types. Given a mode declaration (m, ..., P), mode m is *parent* of mode m' where m' is any mode in P. Mode m_n is *transitive parent* of mode m_1 if there exists $n \in \mathbb{N}_{>1}$ modes such that for every pair m_i, m_{i+1} , where $1 \le i < n, m_{i+1}$ is a parent of m_i . A (transitive) parent mode m is a *top-level parent* if m is declared in a top-level program. Ancestors ancestors(m) of mode m is a set of modes that includes the parent modes of m and the ancestors of the parent modes; ancestors for modes of top level program is empty. The *start mode* start[M] of a module M is the mode name in the module declaration i.e. start[M] = smode if (M, ..., ..., smode) is the corresponding module declaration. The *start set* startSet(m) of a mode m is a set that includes mode m and start sets of the start modes of all modules in P i.e. startSet(m) = {m} $\cup \{ \bigcup_{M' \in modules(P)} startSet(start(M')) \}$ where P refines m.

4.2 Communicators and ports access

Accessed by task invocations. Input communicator set icoms(inv,m) for a task invocation $inv \in invocs(m)$ is the set of communicators read by inv, output communicator set ocoms(inv,m) is the set of communicators written by inv, input port set iprts(inv,m) is the set of ports read by inv and output port set oprts(inv,m) is the set of ports updated by inv. Formally,

- Input communicator set, $icoms(inv,m) = \{c | \exists j \text{ s.t. ailist}[j] = (c,.)\}.$
- Output communicator set, $\operatorname{ocoms}(\operatorname{inv}, m) = \{c | \exists j \text{ s.t. } \operatorname{aolist}[j] = (c, .)\}.$
- Input port set $iprts(inv,m) = \{p | \exists j \text{ s.t. ailist}[j] = p\}.$
- Output port set $oprts(inv,m) = \{p | \exists j \text{ s.t. aolist}[j] = p\}.$

Accessed by switches. Switch communicator set scoms(sw,m) for a switch $sw = (cnd, .) \in switches(m)$ is the set of communicators in predicate of switch condition cnd and switch port set sprts(sw,m) is the set of ports in cnd. Formally,

- Switch communicator set $scoms(sw,m) = \{c\}$ if there exists communicator c in the condition cnd.

- Switch port set $sprts(sw,m) = \{p\}$ if there exists port p in the condition cnd.

Accessed by modules. An accessible communicator set acccommset for a module $M \in modules(P)$ is the set of communicators declared by the super-programs of P. A read set readset(M) for a module M is the set of communicators read by task invocations and used by mode switches of modes in M. A write set writeset(M) for a module M is the set of communicators updated by task invocations of modes in M. A hierarchical read set (hierreadset(M)) for a module M is the set of communicators that belongs both to the read-set and accessible communicator set of any sub-module of M. A hierarchical write set (hierwriteset(M)) for a module M is the set of communicators that belongs both to the read-set and accessible communicators that belongs both to the write set and accessible communicators that belongs both to the write set of communicators that belongs both to the write set of communicators that belongs both to the write set of communicators that belongs both to the write set of communicators that belongs both to the write set of communicators that belongs both to the write set of communicators that belongs both to the write set of communicators that belongs both to the write set of communicators that belongs both to the write set of communicators that belongs both to the write set and accessible communicators that belongs both to the write set of communicators that belongs both to the write set of communicators that belongs both to the write set and accessible communicators will be write set of any sub-module of M. Formally,

- Accessible communicator set $acccommset(M) = \{c|(c,.,.,.) \in commdecl(P')\}$ where P' is a super-program of P.
- Read set readset(M), $\{c | (c \in icoms(inv,m) \text{ or } c \in scoms(sw,m)) \text{ and } m \in modes(M)\}$.
- Write set writeset(M), $\{c | c \in ocoms(inv,m) \text{ and } m \in modes(M)\}$.
- Hierarchical read set, $\texttt{hierreadset}(\texttt{M}) = \bigcup$ (readset(M') \cap acccommset(M')).
- Hierarchical write set, $\texttt{hierwriteset}(\texttt{M}) = \bigcup_{\texttt{M}' \in \texttt{submdl}(\texttt{M})} (\texttt{writeset}(\texttt{M}') \cap \texttt{acccommset}(\texttt{M}')).$

 $M' \in \mathtt{submdl}(M)$

4.3 Definitions related to tasks

Declaration types. An *abstract task declaration* for a task t is a task declaration with no function definition i.e. of the form (t, ..., .). A *concrete task declaration* is one with function definition i.e. of the form (t, ..., fn).

Relating dependencies. A binary relation prec(m) for mode m contains the dependency information of the tasks. A task invocation inv_1 precedes another task invocation inv_n (or $(inv_1, inv_n) \in prec(m)$) if there exists $n \in \mathbb{N}_{>1}$ different task invocations $inv_1, ..., inv_n$ such that for each pair inv_j and inv_{j+1} , $oprts(inv_j) \cap iprts(inv_{j+1}) \neq \phi$ where $1 \leq j < n$. The preceding invocation set prec(inv,m) is the set of task invocations preceding inv in mode m i.e. $prec(inv,m) = \{inv' | (inv', inv) \in prec(m)$. The following invocation set foll(inv,m) is the set of task invocation inv' immediately precedes an invocation inv if $oprts(inv',m) \cap iprts(inv,m) \neq \phi$. The immediately preceding set immprec(inv,m) is the set of task invocation that immediately precedes inv.

Read/ write time. Read time r(inv,m) of a task invocation inv = (.,ailist,aolist,.) in a mode m is the latest communicator instance it reads from. Write time $\tau(inv,m)$ for a task invocation inv in mode m is the earliest communicator instance to which it writes to. Formally,

- Read time $r(inv,m) = \max_{i}(\pi_{c} \cdot i)$ where ailist[j] = (c,i) and $(c,...,\pi_{c})$ is the communicator declaration.

- Write time $\tau(inv,m) = \min_k(\pi_c \cdot i)$ where aolist[k] = (c,i) and $(c,...,\pi_c)$ is the communicator declaration.

For an invocation which does not read any communicator $\mathbf{r} = 0$ i.e. start of the mode period; for an invocation which does not write to any communicator $\tau = \pi[m]$ i.e. end of the mode period.

Transitive read time $r^*(inv,m)$ of a task invocation in a mode m is the latest communicator instance that the invocation or any of its preceding invocation reads from. *Transitive write time* $\tau^*(inv,m)$ of a task invocation is the earliest communicator instance that the invocation or any of its following invocation writes to.

- Transitive read time $r^*(inv,m) = max(r(inv,m),max_{inv'}(r^*(inv',m)))$ where $(inv',inv) \in prec(inv,m)$.

- Transitive write time $\tau^*(\texttt{inv},\texttt{m}) = \min(\tau(\texttt{inv},\texttt{m}),\min_{\texttt{inv}'}(\tau^*(\texttt{inv}',\texttt{m})))$ where $(\texttt{inv},\texttt{inv}') \in \texttt{prec}(\texttt{m})$.

For an invocation with no preceding invocation, $r^* = r$. For an invocation with no following invocation, $\tau^* = \tau$.

Parent task. Task t_2 is *parent* of task invocation $inv_1 = (t_1, ..., t_2) \in invocs(m_1)$ where $inv_2 = (t_2, ..., .) \in invocs(m_2)$. Invocation inv_2 is the parent invocation of inv_1 . A task t_{n+1} is an *n*-th transitive parent of task invocation $inv_1 = (t_1, ..., t_2) \in invocs(m_1)$ if there exists $n \in \mathbb{N}_{>1}$ modes $m_1, ..., m_n$ such that for any two modes m_j, m_{j+1} , $(t_j, ..., t_{j+1}) \in invocs(m_j)$ and $(t_{j+1}, ..., ...) \in invocs(m_{j+1})$, for all $1 \leq j < n$. The task invocation associated with t_{n+1} is the n-th transitive parent invocation of inv_1 . A parent task is also a 1-st transitive parent. A task ptask is a *top-level parent* of a task invocation (t, ..., ptask) if $(ptask, ..., .) \in invocs(m)$ where m is one of the modes of top-level modules and ptask is *m*-th transitive parent of t for some $m \in \mathbb{N}$. Transitive parent and top-level parent has no definition for task invocations in modes of top-level modules.

Task interface. For each task t we will consider a set of local input (output) variables, each with a data type implying the range of values it can store. At termination the local output variables are updated with the evaluation of task (specified by the function in task declaration) on the values of local input variable (at the instance of task release). The local input (output) variable for a port p being read (written) is denoted as $liv^t(p) (lov^t(p))$. The local input (output) variable for i-th instance of a c being read (written) is $liv^t(c,i) (lov^t(c,i))$. The value of a local input (output) variable is denoted by $val(\cdot)$.

4.4 Definitions related to distribution

Host map. Given an HTL program P and a set of hosts hset, *host map* is a map from hosts in hset to top-level modules of P and denotes the distribution of P; hmap(h) is the set of top-level modules mapped to host h.

Partial program. Given a top-level program P = (commdecl,moduledecl) and a host map, *partial program* P_h for a host h is the set of communicators and top-level modules of P mapped to h; formally $P_h = (commdecl,moduledecl')$ where for every (M,moduledecl,portdecl,modedecl,smode) \in moduledecl', there is a module declaration (M,moduledecl,portdecl,modedecl,smode) \in moduledecl and $M \in$ hmap(h).

Worst case mapping. WCET (WCTT) map, wemap_h (wtmap_h), is a mapping from tasks to worst-case-execution

(transmission) times (relative to host h); $wemap_h(t)$ ($wtmap_h(t)$) denotes the wcet (wctt) for task t on host h. For a task invocation inv = (t, ..., .), $wcet(inv) = wemap_h(t)$ and $wctt(inv) = wtmap_h(t)$.

Task interface. Communicators of top-level program are shared across all hosts. Each host maintain a local output variable for tasks writing to these communicators. If task t (executing on host h_i) writes to a communicator c of the top-level program, then a local output variable $liv_{h_j}^t[c, i]$ is maintained for the task on all hosts h_j other than host h_i . On completion of execution of t on h_i , the output is transmitted to host h_j and stored in $liv_{h_j}^t[c, i]$. When communicator write is due, c is updated from the local variable.

4.5 Well-formed HTL program.

A HTL program is *well-formed* if it conforms to the following restrictions on program, communicators, task invocations and refinements.

Constraints on programs.

C1.1 There is only one top-level program.

C1.2 For each program (other than top-level program) there is only one immediate super-program.

C1.3 For each module (other than top-level module) there is only one immediate super-module.

C1.4 A program cannot refine more than one mode of a module i.e. if there exists two mode declarations $(m_1, .., P_1)$ and $(m_2, .., P_2)$ where $m_1, m_2 \in modes(M)$ then $P_1 \neq P_2$.

C1.5 The start mode of a module should belong to the mode set of a module i.e. for a module declaration (M, ..., .., smode), smode $\in modes(M)$.

C1.6 The set of destination modes from mode switches should be from the set of modes of the corresponding module i.e. if $m \in modes(M)$ then $destmodes(m) \in modes(M)$.

Constraints on communicators.

C2.1 If a communicator has been declared in program P then it cannot be redeclared in any sub-program other than P i.e. if $(c, .., ..) \in commdecl(P)$ then $(c, .., ..) \notin commdecl(P')$ for all sub-program P' of P other than P itself.

C2.2 If a communicator is accessed by a task invocation or switch in mode of M (in program P) then the communicator must be declared in one of the super-programs of P; i.e. read and write set should be subset of accessible communicator set (readset(M) \subseteq acccommset(M) and writeset(M) \subseteq acccommset(M)).

C2.3 If a communicator c is (hierarchically) written by a module M then none of the sibling modules can (hierarchically) write to c, i.e. if $c \in hierwriteset(M)$, then for all modules $M' \in sibset(M)$, $c \notin hierwriteset(M')$.

Constraints on task invocations.

C3.1 For a task invocation inv in mode m read time should be earlier than write time, $r(inv,m) < \tau(inv,m)$.

C3.2 For a task invocation inv in mode m transitive read time should be earlier than transitive write time, $r^*(inv,m) < \tau^*(inv,m)$.

C3.3 Precedences between tasks should be acyclic $(inv_i, inv_j) \in prec(m), inv_i \neq inv_j$.

C3.4 If a task invocation inv (in a mode m) reads or writes a port, the port must be declared in module M, where $m \in modes(M)$; formally, if $p \in iprts(inv)$ (or in oprts(inv)) there must be declaration $(p, ., .) \in portdecl(M)$.

C3.5 Two task invocations inv = (.,.,aolist,.) and inv' = (.,.,aolist',.) of a mode m cannot write to the same port or to same instance of a communicator; i.e. $oprts(inv,m) \cap oprts(inv',m) = \phi$ and if $(c,i) \in aolist$ then $(c,i) \notin aolist'$.

C3.6 A task can be invoked in a mode if it has a declaration in the corresponding module and the size of the input (output) parameter list for the invocation is of the same size as that of the declaration; if $(t,ailist,aolist,.) \in invocs(m)$ and $m \in modes(M)$ then $(t,filist,folist,.) \in taskdecl(M)$ with |ailist| = |filist| and |aolist| = |folist|.

If the *j*-th element of the input (output) list ailist (aolist) is a communicator-instance pair (c, i) and the corresponding communicator declaration is $(c, type, .., \pi_c)$ then the following should hold: (1) mode period is multiple of communicator access period i.e. $mod(\frac{\pi_m}{\pi_c}) = 0$, (2) task invocation cannot read from an instance corresponding to the end of the period i.e. $0 \le i < \frac{\pi_m}{\pi_c}$ (similarly it cannot write to an communicator instance at the start of the period i.e. $0 < i \le \frac{\pi_m}{\pi_c}$) and (3) type of the communicator should match the corresponding element of the formal input (output) list i.e. filist[*j*] = type (folist[*j*] = type). A task invocation cannot write to the same instance of a communicator more than once i.e. $\exists i, k$ s.t. aolist[*i*] = aolist[*k*] = (c, i).

If the j-th element of input (output) list of a task invocation is a port then the j-th element of the input (output) list of the corresponding task declaration should be the same type as the port; i.e. if ailist[j] = p(aolist[j] = p) then filist[j] = type(folist[j] = type) where (p,type,.) is the corresponding port declaration. A task invocation cannot write to the same port more than once i.e. $\nexists i, k$ such that aolist[i] = aolist[k] = p.

Constraints on refinement.

C4.1 Period of mode m and all modes in program P refining m should be identical; formally if there is a mode declaration $(m, \pi_m, ..., P)$ then for all mode declarations $(m', \pi_m', ..., .) \in modedecl(M), \pi_m' = \pi_m$ where $M \in modules(P)$. Mode switches of a program being checked in top-down way, the constraint ensures that there is no unsafe termination of tasks in refinement modes.

C4.2 Every task invocation of a mode m in a module M other than the top-level modules should have a parent task; the parent task should have an abstract declaration in the immediate super-module and should be invoked in the parent of m. Formally, a task invocation should be of the form $inv = (t, ..., ptask) \in invocs(m)$ where $m \in modes(M)$ (and M is not top-level module). The parent task should have an abstract declaration i.e. $(ptask, ...,) \in taskdecl(M')$

and $inv_p = (ptask, ., ., .) \in invocs(m')$ where m' is parent mode of m and M' is immediate super module of M. The constraint ensures that the parent task is not executed during the execution of the program but acts as placeholder for the children during program analysis.

C4.3 A task invocation (in a mode of a module M) should have an unique parent task relative to all task invocations in the same mode and to task invocations in modes of sibling modules of M. Formally if t_p (in m_p) is the parent task invocation for inv (in m of module M) then no other task invocation of mode m or any mode m' (where m' $\in modes(M')$ and M' is a sibling module of M) should have t_p as parent. The constraint ensures that all tasks that can potentially execute in parallel have an unique top-level parent.

C4.4 If inv' is the parent task invocation of inv then the read time of inv should be no later than that of inv' and the write time of inv should be no earlier than that of inv' i.e. $r(inv,m) \le r(inv',m')$ and $\tau(inv,m) \ge \tau(inv',m')$ where $inv \in invocs(m)$ and m' is the parent mode of m. The constraint ensures that the parent invocation is more constraint in time than child task.

C4.5 Every relation in precedence set of a mode m should be preserved in the parent mode m'; i.e. for all pairs of task invocations $(inv_1, inv_2) \in prec(m)$, there should be $(inv'_1, inv'_2) \in prec(m')$ where inv'_1 and inv'_2 are parent task invocations of inv_1 and inv_2 . The constraint ensures that the parent task invocation is more constrained in dependencies than child invocation.

4.6 Well-timed HTL program

The notion of well-formedness of a program is independent of the run-time system. To ensure that schedulability analysis can be performed only on the top-level program, a task (in refinement) should use less resources than its parent task. An *well-formed* HTL program is *well-timed* if weet and wett of task invocation is not greater than the weet and wett of the parent task invocation i.e. $wemap_h(inv) \leq wemap_h(inv')$ and $wtmap_h(inv) \leq wtmap_h(inv')$ where inv' is the parent invocation of inv and they run on host h. The constrained ensures that resources used by a parent invocation is at least same as that of the child invocation.

4.7 Claims on well-formed HTL program

Claim 1 Parent mode of a mode m is unique. The claim can be proved by contradiction. Consider a mode $m \in modes(M)$ where $M \in modules(P)$. Assume there are two mode declarations $(m_1, ..., P)$ and $(m_2, ..., P)$ with $m_1 \neq m_2$ i.e. program P refines both m_1 and m_2 . Modes m_1 and m_2 cannot be in different programs as then P be would have more than one immediate super program (constraint C1.2). Modes m_1 and m_2 cannot be in different modules of same program as then M would have more than one immediate super module (constraint C1.3). If modes m_1 and m_2 are in the same module then P cannot refine both the modes (constraint C1.3). Hence the initial assumption cannot hold. It can be similarly proved that top-level parent of a mode is unique.

Claim 2 Every task invocation other than in the top-level program has a top-level parent. Consider a task invocation $inv \in invocs(m)$; if m is a mode in a refinement program then inv has a parent in parent mode of m (constraint C4.2).

If parent of m, m_p is in top-level module then the claim holds. Otherwise the claim can be proved by induction. Let j-th ($j \in \mathbb{N}_{>0}$) transitive parent inv' of inv is in m'; inv' must have a top-level parent (inductive assumption) which is also a top-level parent for inv (definition).

Claim 3 *j*-th transitive parents for all task invocations in a mode m_1 belongs to the same mode m_n for some $j \in \mathbb{N}_{>0}$. The proof is by induction. Parent mode m_2 of a mode m_1 is unique (claim 1); hence (1-st transitive) parent of all task invocations belong to m_2 (constraint C4.2). This is the base case. Consider *m*-th transitive parents of task invocations belongs to m_j (inductive assumption). The parent mode of m_j is unique i.e. parents of all task invocation in m_j belongs to the same mode; these are the j + 1-th transitive parents of invocations in m_1 (definition). Hence j + 1-th transitive parents of task invocations in m_1 belong to an unique mode.

Claim 4 Top-level parents for all task invocations in a mode m_1 belongs to the same mode m_n in top-level program. From claim 2, every task invocation in a refinement program has a top-level parent which is also j-th transitive parent for some $j \in \mathbb{N}_{>0}$ (definition) and *j*-th transitive parents for all task invocations in a mode m_1 belongs to the same mode (claim 3).

Claim 5 Every task invocation has a unique top-level parent relative to all task invocations that can be invoked in parallel. Let there be a task invocation $inv = (t, ..., ptask) \in invocs(m)$ where $m \in modes(M)$ (M is not a top-level module) and the top-level parent task be $inv' = (t', ...) \in invocs(m')$ where $m' \in modes(M')$ and M' is a top-level module. Let P' refines m'. Consider a task invocation $inv'' = (t'', ..., ptask'') \in invocs(m'')$ where $m'' \in modes(M'')$ and M'' is not a top-level module. We will prove inv and inv'' have either different top-level parents or they do not execute in parallel (or they are identical).

Both M and M" has to be sub-modules of M'; otherwise t' cannot be parent for t" (from program structure). Both M and M" should be sub-modules of modules in P'; otherwise M" cannot execute in parallel.

If $M, M'' \in modules(P')$ we have the following cases:

(i) $M \neq M''$ then inv and inv'' have different parent task (from constraint 4.3) which are also the top-level parents.

(ii) M = M'' but $m \neq m''$ then inv and inv'' cannot be invoked in parallel.

(iii) M = M'' and m = m' but $t \neq t''$. Then task invocations inv and inv'' should have different parent tasks in m' (from constraint 4.3) which are also the top-level parents.

(iv) M = M'', m = m' and t = t''. then the invocations are identical (there cannot be two invocations with identical tasks). If P' is leaf-level program then no further analysis is required.

If

- $M \in modules(P')$ and M'' is a sub-program for any sibling module M^* of M, then there exists some integer n such that n-th transitive parent of inv'' is invoked in some mode of M^*

- $M'' \in modules(P')$ and M is a sub-module for any sibling module M^* of M'' then there exists some integer m such that m-th transitive parent of inv is invoked in some mode of M^*

- M and M'' are sub-modules of different modules of P', then there exists some integers m, n such that m-th and n-th transitive parents of inv and inv'' respectively are invoked in different modules of P'.

All of the above three situations are special instances of case (i) analyzed earlier and thus the top-level parent must be different for the two task invocations.

If $M \in modules(P')$ and M'' is a sub-module of M (other than M) we have:

- there exists integer m such that inv is m-th transitive parent of inv"

- there exists integer m such that $inv_i \in invocs(m)$ is the m-th transitive parent of inv''.

In first case, t should have an abstract declaration and does not get executed. In second case, inv and inv_i should have different parents in m' (which are also their top-level parents). This in turn implies different top-level parent of inv and inv''.

The case where $M'' \in modules(P')$ and M is a sub-module of M'' (other than M'') has a symmetric analysis to the last one (by interchanging M and M'').

The last analysis deals with both M and M'' being sub-module of a module M_i in P'. Both the modules should belong to refinement program P_i of a mode m_i in M_i (otherwise the tasks cannot be invoked in parallel). The subsequent analysis can be done in a similar way we did for P' (by replacing P' with P_i).

Claim 6 If inv' is the parent task invocation of inv then the transitive read time of inv should be no later than that of inv' and the transitive write time of inv should be no earlier than that of inv' i.e. $r^*(inv,m) \le r^*(inv',m')$ and $\tau^*(inv,m) \ge \tau^*(inv',m')$ where $inv \in invocs(m)$ and m' is the parent mode of m.

From well-formedness criterion, period of m and m' are identical and modes switches at period boundaries; hence matching a period of m with that of m' is sufficient for the claim. The read time, transitive read time, write time and transitive write time for inv be r, r^* , τ and τ^* respectively. The read time, transitive read time, write time and transitive write time for inv' be r', r'^* , τ' and τ'^* respectively. By induction we will show $r^* \leq r'^*$ and $\tau^* \geq \tau'^*$.

Release time: From definitions, $\mathbf{r}^* = \max(\mathbf{r}, \max_i(\mathbf{r}^*_i))$ where $\operatorname{inv}_i \in \operatorname{prec}(\operatorname{inv}, m)$ and \mathbf{r}^*_i is the transitive release time of inv_i . Again, $\mathbf{r}'^* = \max(\mathbf{r}', \max_k(\mathbf{r}'^*_k))$ where \mathbf{r}'^*_k is the transitive release time of inv'_k and $\operatorname{inv}'_k \in \operatorname{prec}(\operatorname{inv}', m')$. From well-formedness constraints precedences of m are contained in m'. So parents of the set $\operatorname{prec}(\operatorname{inv}, m)$ should be a subset of $\operatorname{prec}(\operatorname{inv}', m')$. If inv'_i (in the set $\operatorname{prec}(\operatorname{inv}', m')$) is the parent of inv_i (in the set $\operatorname{prec}(\operatorname{inv}, m)$) then from inductive assumption $\mathbf{r}^*_i \leq \mathbf{r}'^*_i$. This implies $\max_i(\mathbf{r}^*_i) \leq \max_k(\mathbf{r}^{**}_k)$ in the above definitions. We have $\mathbf{r} \leq \mathbf{r}'$ from well-formedness constraints. From the last two conditions we have $\mathbf{r}^* \leq \mathbf{r}'^*$.

Termination time: From definitions, $\tau^* = \min(\tau, \min_i(\tau_i^*))$ where $\operatorname{inv}_i \in \operatorname{foll}(\operatorname{inv}, m)$ and τ_i^* is the transitive termination time of inv_i . Again, $\tau'^* = \min(\tau', \min_k(\tau_k'))$ where $\tau_k'^*$ is the transitive termination time of inv_k' and $\operatorname{inv}_k' \in \operatorname{foll}(\operatorname{inv}, m')$. From well-formedness constraints, precedences of m are contained in m'. So parents of the set $\operatorname{foll}(\operatorname{inv}, m)$ should be a subset of $\operatorname{foll}(\operatorname{inv}, m')$. If inv_i' (in the set $\operatorname{prec}(\operatorname{inv}, m')$) is the parent of inv_i (in the set $\operatorname{prec}(\operatorname{inv}, m)$) then from inductive assumption $\tau_i^* \geq \tau_i'^*$. This implies $\min_i(\tau_i^*) \geq \min_k(\tau_k'^*)$ in the above definitions. We have $\tau \geq \tau'$ from well-formedness constraints. From the last two conditions we have $\tau^* \geq \tau'^*$.

Base Case: If task invocation inv does not follow any task $\mathbf{r}^* = \mathbf{r}$. For parent task invocation \mathbf{inv}' : $\mathbf{r}'^* = \max(\mathbf{r}', \cdot)$. From constraints $\mathbf{r} \leq \mathbf{r}'$. Hence $\mathbf{r}^* \leq \mathbf{r}'^*$. If inv does not precede any task $\tau^* = \tau$. For parent task invocation \mathbf{inv}' : $\tau'^* = \min(\tau', \cdot)$. From constraints $\tau \geq \tau'$. Hence $\tau^* \geq \tau'^*$.

5 Operational Semantics

The execution of a TSL program yields a (possibly infinite) sequence of configurations. Each configuration consists of values of all program variables (ports and communicators), a set of triggers (where triggers are of type write, switch, read or release), and a set of released tasks. A trigger defines an action to be taken at an event which is specified as a combination of time ticks and a set of completion events (of tasks). An event is enabled when the number of time ticks to wait is zero and all the completion events have occurred. When a trigger is handled, action associated with the trigger is carried out. An action may be communicator write (handled by write triggers), communicator read (handled by read triggers), task release (handled by release triggers) or mode switch check and subsequent invocation of modes (handled by switch triggers). A configuration is waiting if there are no enabled triggers in trigger set; any other configuration is non-waiting. A time tick or a completion event is handled only if a configuration is non-waiting. For a non-waiting configuration there are four possible transitions: write, switch, read and release transition. A write transition occurs if there is at least one enabled write trigger. A switch transition occurs if no write triggers are enabled and at least one read trigger is enabled. A read transition occurs if no write or switch triggers are enabled and at least one release trigger is enabled.

Configuration. Let P³ be an HTL program distributed on host set hset. The execution trace of P is a (possibly infinite) sequence of configuration. A *configuration* u is a tuple (statecol,trgscol,taskscol) where variable state collection statecol is a set of variable states for each host, trigger set collection trgscol is a set of trigger sets for each host and task set collection taskscol is a set of task sets for each host. Formally, statecol = $\{state_1,..,state_i,.state_{|hset|}\}$ where state_i is a function from communicators and ports to values for host h_i; trgscol = $\{trgs_1,..,trgs_i,.trgs_{|hset|}\}$ where trgs_i is set of triggers for host h_i and taskscol = $\{tasks_1,..,tasks_i,..,tasks_{|hset|}\}$ where tasks_i is a set of released tasks for host h_i. Given a configuration u and a host h_i, the variable state, trigger set and task set for h_i is denoted as state_i(u), trgs_i(u) and tasks_i(u).

Variable state. A variable state state_i (for host h_i) is a valuation of communicators and ports (accessed by the partial program P_{h_i} on host h_i) to values. The set of communicators consists of those accessed by the sub-modules of the top-level modules (mapped to h) i.e. $\bigcup_{M \in hmap(h)}$ (hierreadset(M) \cup hierwriteset(M)). The set of ports consists of those used by sub-modules of top-level modules (mapped to h) i.e. $\bigcup_{M \in hmap(h)}$ (hierreadset(M) \cup hierwriteset(M)). The set of ports consists of those used by sub-modules of top-level modules (mapped to h) i.e. $\bigcup_{M \in hmap(h)} \bigcup_{M' \in submdl(M)} ports(M')$.

Events. An *event* is an interrupt raised by the host on which the program executes. We will consider two type of events: time tick event and task completion event. The *time tick event* is bound to the system clock. The resolution of the clock is assumed to be the highest common factor of all communicator and mode periods. The clocks of all hosts are assumed to be in synch. The *task completion event* is generated internally by the program and are similar to software interrupts. To generate a completion event the program bind it to a specific task invocation at run-time. When the task terminates, a completion event is raised. For a task t we will denote the completion event as compl(t). A completion event can occur simultaneously with a time tick event; however for any host only one completion event can occur at any instance. Formally, an event e is a pair (τ, υ) where τ is a tag and υ is a value assigned to the event. For time tick event, $\tau \in \mathbb{N}$ and the value is true (implying that the clock is consistent and present at uniformly separated points). For completion event $\tau \in \mathbb{R}$ and υ is a set of task names t_i (implying the completion of task t_i) for host h_i .

³We will assume all task invocations have unique task names i.e. a task name uniquely identifies an invocation; let task invocation for a task t be inv.

Trigger. A *trigger* g is a tuple (gtyp,e,a) where gtyp $\in \{w, s, d, r\}$ denotes write, switch, read and release trigger respectively, e is an event instance and a is action to be carried out when the trigger is handled. An *event instance* is a pair (n, complete) where $n \in \mathbb{N}_{\geq 0}$ represents number of time tick events and complete = $\{compl(t_1), ..., compl(t_n)\}$ is a set of completion events for tasks. A trigger is *enabled* when n = 0 and complete = ϕ for the corresponding event instance. A configuration is *waiting* if none of the triggers in any trigger set is enabled; otherwise the configuration is *non-waiting*. The four types of triggers are:

- a write trigger is a trigger (gtyp, e, a) where gtyp = w, e is an event instance and action a is a tuple (c, i, t) where c is a communicator, i ∈ N_{>0} and t is a task.
- a *switch trigger* is a trigger (gtyp, e, a) where gtyp = s, e is an event instance, and action a is a pair (sw,m) where sw is a mode switch in mode m.
- a read trigger is a trigger (gtyp, e, a) where gtyp = d, e is an event instance, and action a is a tuple (t, c, i) where t is a task, c is a communicator and i ∈ N_{>0}.
- a release trigger is a trigger (gtyp, e, a) with gtyp = r, e is an event instance and action a is a task t.

Successor. A configuration u' is a *successor* of configuration u if u is waiting and a completion event or time event occurs, or u is non-waiting and a write/ switch/ read/ release trigger is handled. There are five types of successors: event / write/ switch/ read and release successor; next we will define each of the above successors.

Event successor. Configuration u' is an *event successor* if configuration u is waiting and an event occurs. Three possible scenarios are:

- a task completion event occurs: Trigger set for each host h_i is updated. Let the completion event for h_i be compl(t_i) (\$\phi\$ if no completion event occurred for the host). The output ports of t_i are updated from local output variables of the task i.e. for all ports p ∈ iprts(inv_i), val[p] = val[lov^{t_i}(p)]. Triggers whose event depends on compl(t_i) are updated; rest of the triggers remain the same. For all triggers g = (.,e,.) ∈ trgs_i(u) there exists a trigger g' = (.,e',.) ∈ trgs_i(u'). If e = (.,complete) and compl(t_i) ∈ complete then e' = (.,complete') with complete' = complete/compl(t_i); otherwise e' = e. Task t_i is removed from task set i.e. tasks_i(u) = tasks_i(u')/t_i.
- a time tick event occurs: For each trigger set trgs_i, all triggers are updated. For all triggers g = (.,e,.) ∈ trgs_i there exists a trigger g' = (.,e',.) ∈ trgs'. If e = (n,.) with n > 0 then e' = (n 1,.); otherwise e' = e. The variable state and task set remains same i.e. state_i(u') = state_i(u) and tasks_i(u') = tasks_i(u).
- a time tick event and a task completion event occurs simultaneously: Trigger set for each host h_i is updated. Let the completion event for h_i be compl(t_i) (\$\phi\$ if no completion event occurred for the host). The output ports of t_i are updated from local output variables of the task i.e. for all ports p ∈ iprts(inv_i), val[p] = val[lov^{t_i}(p)]. Triggers whose event depends on compl(t_i) and/or have a non-zero time tick count are updated; rest of the triggers remain the same. For all triggers g = (., e, .) ∈ trgs_i(u) there exists a trigger g' = (., e', .) ∈ trgs_i(u'). If e = (n, complete) and
 - complete and $n \neq 0$ then e' = (n, complete') with $complete' = complete/compl(t_i)$,
 - $compl(t_i) \notin complete \text{ and } n > 0 \text{ then } e' = (n 1, complete),$
 - $compl(t_i) \in complete and n > 0$ then e' = (n 1, complete') with $complete' = complete/compl(t_i)$;
 - otherwise e' = e. Task t_i is removed from task set i.e. $tasks_i(u) = tasks_i(u')/t_i$.

If a completion event occurs without a simultaneous time tick, then u' is a *completion event successor*; any other event successor is a *time event successor*.

Write successor. Configuration u' is a *write successor* of non-waiting configuration u if an enabled write trigger is handled at u.

Without loss of generality, say the write trigger be $g = (w, e, a) \in trgs_i(u)$ with $e = (0, \phi)$ and a = (c, i, t). The trigger is handled as follows. Value of communicator c is updated. If task t is executed on host h_i , then $val[c] = val[lov^t(c, i)]$; otherwise $val[c] = val[lov^t_{h_i}(c, i)]$. Values for rest of the communicators and ports remain the same. Trigger g is removed from trigger set, $trgs_i(u') = trgs_i(u)/g$ and task set remains same, $tasks_i(u') = tasks_i(u)$. For all other hosts $h_j \in hset/h_i$, the variable state, trigger set and task set remains the same i.e. $state_j(u') = state_j(u)$, $trgs_j(u') = trgs_i(u)$ and $tasks_j(u') = tasks_j(u)$.

Switch successor. Configuration u' is a *switch successor* of non-waiting configuration u if an enabled switch trigger is handled. An enabled switch trigger can be handled if no write triggers are enabled and no switch triggers of the ancestors are enabled.

Without loss of generality, the enabled switch trigger be $g \in trgs_i(u)$. No write trigger is enabled i.e. there exist no trigger $(w, e, .) \in trgs_k(u)$ with $e = (0, \phi)$ for all hosts $h_k \in hset$. Let trigger $g = (s, e, a) \in trgs_i(u)$ where $e = (0, \phi)$, a = (sw, m) and sw = (cnd, m') and there is no trigger $g'' = (s, e, a) \in trgs_i(u)$ such that $e = (0, \phi)$ and a = (., m'') where $m'' \in ancestors(m)$. There are three possible scenarios:

- condition cnd evaluates to false and there exists enabled switch triggers from $m \longrightarrow \text{trigger } g$ is removed. Formally, if there exists $g' = (s, e', a') \in \text{trgs}_i(u)$ with $e' = (0, \phi)$ and a' = (., m), then $\text{trgs}_i(u') = \text{trgs}_i(u)/g$.
- condition cnd evaluates to false and there exists no other enabled switch trigger from m → trigger g is removed and mode m is invoked. Formally, if there does not exist a trigger g' = (s, e', a') ∈ trgs_i(u) with e' = (0, φ) and a' = (.,m), then i.e. trgs_i(u') = trgs_i(u)/g; invoking of mode m (see below) may add more triggers to trigger set trgs_i(u').
- condition cnd evaluates to true \longrightarrow all enabled switch triggers corresponding to m and descendants of m are removed from the trigger set and all modes in startSet(m') are invoked. Let all such triggers be g_{grp} i.e. $g' \in g_{grp}$ if $g' = (s, e', a') \in trgs_i(u)$ with $e' = (0, \phi)$ and a' = (., m''') where either m''' = m or $m \in ancestors(m''')$. The group of triggers are removed i.e. $trgs_i(u') = trgs'(u')/g_{grp}$; invoking of modes may add more triggers to $trgs_i(u')$.

The variable state and task set remains same i.e. $\mathtt{state}_i(u') = \mathtt{state}_i(u)$ and $\mathtt{tasks}_i(u') = \mathtt{tasks}_i(u)$. For all other hosts $h_j \in \mathtt{hset}/h_i$, the variable state, trigger set and task set remains the same i.e. $\mathtt{state}_j(u') = \mathtt{state}_j(u)$, $\mathtt{trgs}_i(u') = \mathtt{trgs}_i(u)$ and $\mathtt{tasks}_j(u') = \mathtt{tasks}_j(u)$.

Invocation of mode a m adds a read trigger for every communicator instance read by a task invocation in m, a write trigger for every communicator instance written by a task invocation in m, a release trigger for every task invoked in m and a switch trigger for every mode switch in m. Formally, it involves the following steps:

- for all task invocation inv = (t,ailist,aolist,.) ∈ invocs(m) where t has a concrete declaration⁴:
 if ∃k such that ailist[k] = (c,i) and (c,...,π_c) is the communicator declaration, then trigger g = (d,e,a) with e = i · π_c and a = (t,c,i) is added to trgs_i(u').
 if ∃j such that aolist[j] = (c,i) and (c,...,π_c) is the communicator declaration, then trigger g = (w,e,a) with e = i · π_c and a = (c,i,t) is added to trgs_i(u').
 trigger g = (r,e,a) with e = (n,complete) (defined below) and a = t is added to trgs_i(u'). The time tick count is set to transitive read time of inv i.e. n = r*(inv) and complete is the set of completion events of preceding task invocations with concrete declaration i.e. compl(t') ∈ complete if (t',...,) ∈ prec(inv) and t' has a concrete declaration.
- for each mode switch $sw = (cnd, m') \in switches[m]$, trigger (s, e, a) with $e = (\pi[m], \phi)$ and a = (sw, m) is added to $trgs_i(u')$.

Read successor. Configuration u' is a *read successor* of non-waiting configuration u if an enabled read trigger is handled; an enabled read trigger can be handled if no write/ switch trigger is enabled for any host.

Without loss of generality let the enabled read trigger be $g = (d, e, a) \in trgs_i(u)$ with $e = (0, \phi)$ and a = (t, c, i). No write or switch trigger are enabled i.e. for all triggers $(gtyp, e, .) \in trgs_k(u')$ with $gtyp = w|s, e \neq (0, \phi)$ for all hosts $h_k \in hset$. Local input of t is loaded with the value of communicator c i.e. $val[liv^t(c, i)] = val[c]$. Trigger g is removed from trigger set, $trgs_i(u') = trgs_i(u)/g$; variable state and task set remains same i.e. $state_i(u') = state_i(u)$ and $tasks_i(u') = tasks_i(u)$. For all other hosts $h_j \in hset/h_i$, the variable state, trigger set and task set remains the same i.e. $state_j(u') = state_j(u)$, $trgs_j(u') = trgs_j(u)$ and $tasks_j(u') = tasks_j(u)$.

Release successor. Configuration u' is a *release successor* of non-waiting configuration u if an enabled release trigger is handled; an enabled release trigger can be handled if no write/ switch/ read trigger is enabled for any host.

Without loss of generality let the enabled release trigger be $g = (r, e, a) \in trgs_i(u)$ with $e = (0, \phi)$ and a = t. No write/ switch/ read trigger are enabled i.e. for all triggers $(gtyp, e, .) \in trgs_i(u')$ with $gtyp \neq r$, $e \neq (0, \phi)$ for all hosts $h_k \in hset$. Trigger g is removed from trigger set i.e. $trgs_i(u') = trgs_i(u)/g$. Input ports of the task invocation are copied to local input variables i.e. for all ports $p \in iprts(inv)$, $val[liv^t(p)] = val[p]$. Task t is added to task set i.e. $tasks_i(u') = tasks_i(u) \cup \{t\}$. Variable state and task set remains the same i.e. $state_i(u') = state_i(u)$. For all other hosts $h_j \in hset/h_i$, the variable state, trigger set and task set remains the same i.e. $state_j(u') = state_j(u)$, $trgs_i(u') = trgs_i(u)$ and $tasks_i(u') = tasks_i(u)$.

Trace. The *initial* configuration of a program is as follows; the variable states consists of the initial values of ports and communicators, trigger sets consists of triggers by invoking start set for each of the start modes for all top-level modules and the task sets being empty. The *trace* of a program is a sequence of configurations $u_0, u_1, ...$ where u_0 is the initial configuration and for any two consecutive configurations u_{i-1}, u_i (where $i \in \mathbb{N}_{>0}$), configuration u_i is a valid time event/ completion event/ write/ switch/ read/ release successor of u_{i-1} ; the configuration pair (u_{i-1}, u_i) is referred as a time event/ completion event/ write/ switch/ read/ release *transition* respectively.

Configuration graph. In an HTL program there are finitely many communicators, ports, task invocations, modes, modules and programs. If the communicators and ports have finitely many values then the HTL program is *propositional*. A propositional HTL program has finitely many configurations. The relation between the configurations and

⁴In the case of abstract program both abstract and concrete declarations are considered.

the transitions of a propositional HTL program can be represented by a labeled transition graph. A labeled transition graph $\mathcal{G} = (V, V^0, \Sigma, \sigma)$ consists of a finite set of vertices V, a set $V^0 \subseteq V$ of initial vertices, a set Σ of labels and a relation $\sigma \subseteq V \times V$ of edges, such that all the relations σ are labeled by a label $a(a \in \Sigma)$. The labeled transition graph for configurations is referred as *configuration graph*. A configuration graph, \mathcal{G}_P , of an HTL program P_h is a labeled transition graph, $(V_P, V_P^0, \Sigma_P, \sigma_P)$, where 1, V_P is the set of all possible configurations for P, 2, V_P^0 is the starting configuration, 3, Σ_P is the set of all possible completion event transitions, time tick transitions, write transitions, read transitions, switch transitions and release transitions for P and 4, $\sigma_P \subseteq V_P \times V_P$ such that $(v_P, v'_P) \in \sigma_P$ iff c' is a valid completion event successor, time event successor, write successor, read successor, switch successor or release successor of u, where v_P, v'_P denotes the configurations c, c' respectively.

Properties of well-formed program. The following are some of the interesting properties of the execution trace for well-formed HTL programs. The effect of well-timedness will be discussed in Section 7.

Mode switches for a mode (and the respective ancestors and descendant modes) are enabled simultaneously; the triggers are handled in order from top-level modes. Period of a mode m and its ancestors are identical which implies that the respective switch triggers will be enabled simultaneously. Constraint on trigger handling ensures that switch triggers of m are handled only if no switch triggers of ancestors is enabled. If switch of an ancestor of m evaluates to true, then all switch triggers related to m are removed from the trigger set, thus prioritizing the switches of parents over refinement modes. Mode switching for a well-formed program is explained through an example in Figure 15.



Figure 15: Mode switching through hierarchy

Modes m and m' are refined by programs P and P' respectively. Consider a scenario when m, m_{11} and m_{21} are executing; from well-formedness constraints periods of all three are identical. At the end of the period mode switches of all the three modes would be checked; there are four possible scenarios:

- switch condition for m is true (the switch condition of refined modes are not checked). The scenario switches to parallel execution of m', m'_{11} and m'_{21} (assuming m'_{11} and m'_{21} are start modes of respective modules in P').

- switch condition for m and m_{21} are false and switch condition for m_{11} is true; the scenario switches to parallel execution of m, m_{12} and m_{21} .

- switch condition for m and m_{11} are false and switch condition for m_{21} is true; the scenario switches to parallel execution of m, m_{11} and m_{22} .

- switch condition for m is false; and switch condition for m_{11} and m_{12} is true; the scenario switches to parallel execution of m, m_{12} and m_{22} .

The only source of non-determinism is the sensor communicators. Except the sensor communicators, which are updated by the environment (through device drivers), the communicators and ports are updated by tasks. For well-formed

HTL program, tasks of only one module can write to a communicator and only one task in a mode (of the module) can write to a communicator instance and to a port. In other words, there is no race on communicator instances and ports. The semantics ensures that communicator updates are done before mode switch checks/ communicator reads and task releases. The switch/ read/ release triggers can update trigger sets and task sets but cannot modify the variable state; this ensures that values of ports and communicators are consistent after all write trigger have been handled until a new event arrives.

Any execution trace from a non-waiting configuration u with no enabled write triggers will converge at an unique waiting configuration u'. Once the write triggers have been handled, communicators and ports cannot be modified before the next event transition. Mode switches being deterministic (at most one switch can be enabled at a given instance) mode invocations are deterministic. In other words, irrespective of the order of handling of switch triggers, the path would lead to an unique configuration u_1 without any enabled switch triggers. Handling of read triggers do not add new triggers, modify existing triggers (other than removing the trigger being handled) or update the variable states. This ensures that irrespective of the order of handling of release triggers do not add new triggers, modify existing trigger being handled) or update the variable states. This ensures that irrespective of the order of handling of release triggers do not add new triggers, modify existing triggers being handled) or update the variable states. This ensures that irrespective of the order of nulling of release triggers do not add new triggers, modify existing triggers being handled) or update the variable states. This ensures that irrespective of the order of nulling of release triggers do not add new triggers, modify existing triggers being handled) or update the variable states. This ensures that irrespective of the order of nulling of release triggers do not add new triggers, modify existing triggers (other than removing the trigger being handled) or update the variable states. This ensures that irrespective of the order of handling release triggers from u_2 , there exists an unique configuration u_3 without any enabled release triggers. Configuration u_3 being unique must be same as u'.



6 HTL-E code Compiler

Figure 16: Structure of compiler and target

We have designed and implemented a compiler for full, distributed HTL in Java. The compiler checks well-formedness, well-timedness, and schedulability of a given HTL program, flattens the program into a semantically equivalent HTL program with only top-level modules, and then generates so-called *E code* for the flattened program targeting the *(E)mbedded Machine* [2]. In our experiments, we have used an existing implementation of the E machine written in C running on Linux. E code specifies the exact real-time instants when port and communicator values are exchanged

and when tasks are released and terminated. E code neither implements the actual tasks' functionality nor specifies when released tasks actually execute. Task functionality must be implemented in some other programming language and compiled separately using an appropriate compiler. Here, we have chosen C for implementing tasks since the E machine is written in C as well. Released tasks are dispatched for execution by an EDF scheduler that is external to the E machine and also implemented in C. Figure 16 depicts the structure of the compiler and the target architecture. The compiler generates E code for each host separately, i.e., each host runs its own E machine. In our experiments, the hosts communicate via sockets and standard Ethernet. In the following, we explain each phase of the HTL compiler.

Checking well-formedness and well-timedness as well as schedulability. Before flattening the input program, the compiler first checks the well-formedness and well-timedness of the program. In particular, the compiler verifies that any concrete task indeed refines its parent task in order to make sure that the subsequent top-level scheduling test guarantees overall schedulability. The compiler performs an EDF-scheduling test on the abstract, top-level portion of the input program only. If the test succeeds it follows from our result in Section 7 that the whole input program is schedulable. This result also applies to distributed HTL programs as long as the worst-case latency for broadcasting all output ports of each task has been added to the worst-case execution time of the task, and the worst-case latency includes the time it takes to resolve any collisions even when all hosts try to broadcast at the same time. In our current implementation, all output ports of each task are always broadcast to all other hosts as soon as the task completes execution. Communication and scheduling techniques that may utilize the network more efficiently, e.g., [5], can also be used but are not implemented.

Flattening. The HTL compiler flattens a given well-formed and well-timed HTL program into a semantically equivalent flat HTL program that only contains modules on the top level in a straightforward way. A module of a flat HTL program may only contain modes that do not contain a refining program. Flattening works by essentially computing the product of all modes in the refinement of each top-level module. This is easy because these modes all have the same period. Only modes in different top-level modules may have different periods. In order to maintain semantical equivalence, flattening needs to prioritize mode switch checking, i.e., mode switches in more abstract modules need to be checked before mode switches in more concrete modules. Refer Appendix C for details on algorithms used for flattening.

Flattening an HTL program may in theory result in generated code that is exponentially larger with respect to the size of the input program (i.e., number of refinement levels). However, execution of the generated code is very efficient and is readily supported by existing versions of the E machine. An HTL compiler that may shift the trade-off between code size and execution efficiency more towards smaller code size by generating code directly from the unflattened input program is future work. Note that for such a compiler the design of the E machine may have to be modified as well.

Target machine. The HTL compiler generates E code, which has a semantics that is designed to simplify code generation and can be executed very efficiently [6]. Besides releasing tasks, E code also controls when port and communicator values are copied (or initialized) using so-called *drivers*, which are implemented in C, one for each data type. E code consists of the following instructions: a *call(d)* instruction executes the driver *d*, a *release(t)* instruction releases the task *t* for execution by the EDF scheduler, a *future(g, a)* instruction marks the E code at the address *a* for future execution when the predicate *g* evaluates to true, i.e., when *g* is *enabled*. We call *g* a *trigger*, which observes events such as time ticks and the completion of tasks. Here, we only use triggers that are enabled when all observed events have occurred. We assume that completion events only occur strictly between time ticks, i.e., not at time ticks. An extension of the original trigger implementation to handle completion events in addition to time ticks

has been done. The original E machine implementation itself was not affected. The E machine maintains a FIFO queue of trigger-address pairs. If multiple triggers in the queue are enabled at the same instant, the corresponding E code is executed in FIFO order, i.e., in the order in which the *future* instructions that created the triggers were executed. An *if* (cnd, *a*) instruction branches to the E code at the address *a* if the predicate cnd evaluates to true. We call cnd a *condition*, which observes port or communicator states such as sensor readings and task outputs. A *jump*(*a*) instruction is an absolute jump to the E code address *a* and a *return* instruction completes the execution of an E code sequence.

E code generation. For a given HTL program and a mapping of its top-level modules to hosts, the HTL compiler generates E code for each host separately. The idea is to compile repeatedly the whole program for each host and generate E code that implements the whole program except that the tasks of the modules not mapped to a host are not released on that host. In other words, the generated E code is identical on all hosts except for the instructions that release the tasks. This also means that each host has copies of all communicators and ports. In order to make sure that the distributed system maintains a consistent state of all communicators and ports, each task broadcasts the values of its output ports as soon as the task completes an invocation, i.e., communication is done by the tasks, not by the E code. Therefore, for a schedulability analysis, the communication latency needs to be part of the WCET of each task as we have mentioned earlier. More efficient approaches are possible but have not been implemented such as broadcasting only those output ports of a task that are actually written to communicators that are read by tasks running on other hosts.

The compiler conceptually divides each mode into uniform temporal segments called units. The *unit* of a mode is the smallest time interval at which any two consecutive communicator instances are accessed in that mode. Given a mode m, we denote the duration of its unit by $\gamma[m]$, which is the gcd of all access periods of all communicators accessed in m. The total number of units of m is $\pi[m]/\gamma[m]$, where $\pi[m]$ is the period of m. The compiler generates separate E code blocks for each unit of a mode. The address of an E code block corresponding to unit *i* of a mode m is denoted by *unit_address*[m, *i*]. This is a symbolic address to which instructions may forward reference and therefore may need fix up during compilation. We use similar notation for other symbolic addresses.

The compiler generates E code for the flattened input program by invoking Algorithm 1 for each host, which in turn invokes Algorithm 2 to generate E code for each module of the program, which finally invokes Algorithm 3 to generate E code for each module. The following is a set of auxiliary operators used for code generation:

- init(x) is the driver that initializes the communicator or port x
- readDrivers(m,u) is the set of drivers that load the tasks in mode m with values of the communicators that are read by these tasks at unit u
- writeDrivers(m,u) is the set of drivers that load the communicators with the output of the tasks in mode m that write to these communicators at unit u
- portDrivers(t) is the set of drivers that load task t with the values of the ports of the tasks on which t depends
- complete(t) is the set of events that signal the completion of the tasks on which task t depends and that signal the time instants at which communicators are read by t
- releasedTasks(m,u) is the set of tasks in mode m with no precedences that are released at unit u
- precedenceTasks(m) is the set of tasks in mode m with precedences

Algorithm 1 generates instructions to initialize all communicators and modules. Here, we use instructions of the form $future(0, module_address[M])$, which effectively execute the E code at the address $module_address[M]$ similar to a jump-to-subroutine instruction. However, the actual mechanism is more complicated: for a future(0, a) instruction the E machine appends the already enabled trigger-address pair (true, a) to the trigger queue and then proceeds to the next instruction. Only when the E machine reaches a *return* instruction, the machine checks the trigger queue again and eventually removes the pair (true, a) from the trigger queue and executes the E code at the address a but not before it executed the E code of all other enabled trigger-address pairs occurring before (true, 0) in the queue.

Algorithm 1 GenerateECodeForProgramOnHost(P,h)

// initialize communicators
∀c ∈ comms(P):emit(call(init(c)))
// initialize and start each module
∀M ∈ modules(P):emit(future(0,module_address[M]))
// end initialization phase
emit(return)
// generate code for each module
∀M ∈ modules(P):GenerateECodeForModuleOnHost(M,h)

Algorithm 2 generates instructions to initialize all ports of a module and to start the execution of the module by jumping to the E code of the first unit of the start mode of the module. We denote the compiler's program counter by PC.

Algorithm 2 GenerateECodeForModuleOnHost(M, h)			
set <i>module_address</i> [M] to <i>PC</i> and fix up			
// initialize ports			
$\forall p \in ports(M):emit(call(init(p)))$			
// jump to the start mode at unit 0			
$emit(jump,unit_address[smode[M],0])$			
// generate code for each mode			
$\forall \texttt{m} \in \texttt{modes}(\texttt{M}): Generate ECode For Mode On Host(\texttt{m},\texttt{h})$			

Algorithm 3 generates the E code for all units of a mode. Only unit 0 contains instructions to check mode switching because mode switching may only occur at the beginning of a mode. When a mode switch occurs, E code execution continues at the *mode_address*[m'] of the target mode m', not the *unit_address*[m',0], since only at most one mode switch per time instant may occur. At each time instant, the generated E code uses *future*(0,*a*) instructions to write communicators always before any communicators are read making sure that the latest communicator values are used across all modules. Communicator and port values do not need to be buffered since tasks are invoked at most once per mode period and communicator-to-port transactions are done as soon as possible while port-to-communicator transactions are done as late as possible. It is therefore sufficient to have a single copy of each communicator and port on each host. Additional memory is not required.

Algorithm 3 GenerateECodeForModeOnHost(m,h) u := 0while $u < \pi[m]/\gamma[m]$ do set *unit_address*[m, u] to PC and fix up // update communicators with task output $\forall d \in writeDrivers(m, u): emit(call(d))$ if (u = 0)// begin mode after other modules updated communicators emit(future(0, PC+2))*emit*(*return*) // check mode switches $\forall (\texttt{cnd},\texttt{m}') \in \texttt{switches}(\texttt{m}): emit(if(\texttt{cnd}, mode_address[\texttt{m}']))$ set *mode_address*[m] to *PC* and fix up else // continue mode after other modules updated communicators emit(future(0, PC+2))*emit*(*return*) end if if (mode m is contained in a module on host h) // read communicators into tasks $\forall d \in readDrivers(m, u): emit(call(d))$ // release tasks with no precedences $\forall t \in \texttt{releasedTasks}(m,u):emit(release(t))$ if (u = 0)// release tasks with precedences $\forall \mathtt{t} \in \mathtt{precedenceTasks}(\mathtt{m}) \texttt{:}$ // wait for tasks on which t depends to complete emit(future(complete(t), PC+2))emit(jump(PC+6))// release t after other modules updated communicators emit(future(0, PC+2))*emit*(*return*) // read ports of tasks on which t depends, then release t $\forall d \in portDrivers(t):emit(call(d))$ *emit*(*release*(t)) emit(return) end if end if // continue mode after $\gamma[m]$ time $emit(future(\gamma[m], unit_address[m, u+1 \mod \pi[m]/\gamma[m]]))$ emit(return) u := u + 1end while

7 Schedulability

An execution trace of an HTL program is a (possibly infinite) sequence of configurations. The schedulability analysis for HTL checks that traces generated from an HTL program has three properties: 1, a task writing to a communicator must have terminated before the communicator update, 2, two instances of the same task do not overlap and 3, if an host is transmitting all other hosts are listening (i.e. neither executing nor transmitting). A *scheduler* decides which task to be executed on each host. The scheduler may decide to keep the host idle (no task is chosen from the task set), execute a task (from the task set) or transmit the output of the task. The scheduler is a discrete-time one i.e. it takes decisions at a periodic event. The periodic event is assumed to be a global clock tick (i.e. clocks of all the hosts are synchronized). The clock is harmonic to the program clock (which is the minimum interval at which any communicator is accessed i.e. the highest common factor for all communicators and mode periods). The worst case execution and transmission times for tasks are specified as multiple of clock ticks. Under this assumption, a task completion event occurs simultaneously at a host clock tick; in other words, without loss of generality all event successors in the execution trace are time event successors. In the analysis below, a time tick will refer to clock advancement of the global clock⁵. If the trace generated by a scheduler maintains the first two properties mentioned above then it is time safe and if the third property is maintained then it is transmission safe. A scheduler is safe if it is both time and transmission safe.

Ready set. Given a configuration u and an host h_i , ready set ready (u, h_i) (or ready $_i(u)$ in short) is a set of tasks for which the corresponding release triggers has been enabled i.e. the tasks would be added to task set before the next waiting configuration; formally, $t_i \in ready(u, h_i)$ if there exists trigger $(s, (0, \phi), t_i) \in trgs_i(u)$.

Time-on-host set. Given a configuration u and an host h_i , *time-on-host set* $toh(u, h_i)$ (or $toh_i(u)$ in short) maps each released task to the amount of cpu time allocated for the execution and transmission of output (of the task); formally, set $toh(u, h_i)$ consists of triples (t_i, n_e, n_r) where $t_i \in tasks_i(u)$ and $n_e \in \mathbb{N}_{\geq 0}$ and $n_r \in \mathbb{N}_{\geq 0}$ denote the remaining execution and transmission time (for t_i) respectively.

The time-on-host set is updated as follows. Let u and u' be consecutive configurations. If u' is a write/read/switch successor of u, then $toh_i(u') = toh_i(u)$. If u' is a release successor and the release trigger being handled is $(s, (0, \phi), t) \in trgs_i)$ then $toh_i(u') = toh_i(u) \cup (t, wcet(t), wctt(t))$. If u' is a time event successor and the scheduler decides to schedule task t_i on host h_i then:

- for all tuples $(t', n_e, n_r) \in toh_i(u)$ where $t' \neq t$ there exists tuple $(t', n_e, n_r) \in toh_i(u')$.

- for tuple $(t, n_e, n_r) \in toh_i(u)$ if
- $-\operatorname{if} n_{e} > 0 \operatorname{then} (t, n_{e} 1, n_{r}) \in \operatorname{toh}_{i}(u').$
- $-\operatorname{if} \mathtt{n}_{\mathtt{e}} = 0 \text{ and } \mathtt{n}_{\mathtt{r}} > 1 \text{ then } (\mathtt{t}, \mathtt{n}_{\mathtt{e}}, \mathtt{n}_{\mathtt{r}} 1) \in \mathtt{toh}_i(\mathtt{u}').$
- $-\operatorname{if} n_e = 0 \text{ and } n_r = 1$, then tuple $(t,.,.) \not\in \operatorname{toh}_i(u')$.

Scheduler. Let γ be a non-empty finite trace for HTL program P (on a set of hosts hset) and u be the last configuration of γ . Given a non-empty finite trace γ such that u is waiting⁶, scheduler is a function that returns a mapping tmap from host h_i to ϕ or a task $t_i \in tasks_i(u)$. An infinite trace $\gamma = u_0, u_1, ...$ (where u_0 is the initial configuration) is said to be generated by scheduler sch if for every non-empty finite prefixes $\gamma' = u_0, u_1, ..., u_j$ of γ where u_j is waiting, $sch(\gamma') = tmap$ such that $tmap(h_i) = t_i$ (or ϕ), where $t_i \in tasks_i(u)$ and t_i has not

⁵We will also assume each task invocation has an unique task name i.e. a task name uniquely identifies the task invocation.

⁶The successor of u is a always a time event successor under the initial assumption that execution and transmission times are provided in multiple of clock ticks.

completed execution (i.e. $(t_i, n_e, n_r) \in toh_i(u)$ with $n_e > 0$) or t_i has completed execution but not transmission (i.e. $(t_i, n_e, n_r) \in toh_i(u)$ with $n_e = 0$ and $n_r > 0$). If $(t_i, 0, 1) \in toh_i(u)$ then a completion event *compl* (t_i) is raised at the next time tick event. Intuitively, at each time step the scheduler decides which task to be executed/ transmitted on each host (it may also decide to keep the host idle).

Time safety. An HTL program executes as intended if task t_i (on host h_i) completes execution before a communicator is updated by the output (of t_i) or another instance of t_i is scheduled; an execution trace satisfying the above behavior is a *time safe* trace. A time safe trace is generated by time safe configurations. A configuration is time safe (1) if a communicator is being updated by the evaluation of a task then the task and all the predecessor tasks must have completed execution and, (2) if a task is being released then any other instance of the task must have terminated. A configuration u is *time safe* if there exists a configuration u' such that

- if u' is a write successor of u and the write trigger being handled is $(w, (0, \phi), (c, t)) \in trgs_i(u)$, then $t' \notin tasks_i(u)$ and $t' \notin ready_i(u)$ where t' = t or t' is a predecessor of t, and
- if u' is a release successor of u and the release trigger being handled is $(\mathbf{r}, (0, \phi), \mathbf{t}) \in \operatorname{trgs}_{i}(\mathbf{u})$, then $\mathbf{t} \notin \operatorname{tasks}_{i}(\mathbf{u})$.

A scheduler sch is *time safe* if all traces generated by the scheduler is time-safe.

Transmission safety. An HTL program transmits as intended if when an host is transmitting the output of a task, no other host is executing or transmitting; an execution trace satisfying the above behavior is a *transmission safe* trace. Consider a finite prefix $\gamma^* = u_0, u_1, ..., u_j$ (for infinite trace γ) where u_j is waiting and $\operatorname{sch}(\gamma^*) = \operatorname{tmap}$. The scheduler is *transmission safe* if there exists host h_i such that $\operatorname{tmap}(h_i) = t_i$ and $(t_i, 0, n_r) \in \operatorname{toh}_i(u_j)$ then $\operatorname{tmap}(h_j) = \phi$ for all hosts $h_j \in \operatorname{hset}/h_i$.

Definition 1 A scheduler sch is safe if the scheduler is both time safe and transmission safe.

Definition 2 Given an HTL program P, a set of hosts hset and a host map hmap (from top-level modules to hosts), the schedulability problem for P returns true if there exists a safe scheduler for P, false otherwise. If the schedulability problem returns true, then the program P is schedulable.

Theorem 1 Given a well-formed program P, if abstract program abs(P) is schedulable then P is schedulable.

Proof. Assume there exists no safe scheduler for P. Let the safe scheduler for abs(P) be sch'. We will construct a scheduler sch for P as follows. Consider non-empty finite prefix γ'^* and γ^* for infinite traces γ' (for abs(P)) and γ (for P) respectively. Let $\gamma'^* = u'_0, u'_1, ..., u'_j$ where u'_j is waiting, $n \in \mathbb{N}_{>0}$ time transitions precede u'_j and $sch'(\gamma'^*) = tmap'$. Let $\gamma^* = u_0, u_1, ..., u_k$ where u_k is waiting, n time transitions precede u_k and $sch(\gamma'^*) = tmap$; task map tmap is defined as follows:

(a) $\operatorname{tmap}(h_i) = t$ if $\operatorname{tmap}'(h_i) = t$ where t is a concrete task of top-level modules of P_{h_i} , (b) $\operatorname{tmap}(h_i) = \phi$ if $\operatorname{tmap}'(h_i) = \phi$, (c) $\operatorname{tmap}(\mathbf{h}_i) = \phi$ if $\operatorname{tmap}'(\mathbf{h}_i) = t'$ and there exists no task $t \in \operatorname{tasks}_i(\mathbf{u}_k)$ such that t' is top-level parent of t. (d) $\operatorname{tmap}(\mathbf{h}_i) = t$ if $\operatorname{tmap}'(\mathbf{h}_i) = t'$ and there exists task $t \in \operatorname{tasks}_i(\mathbf{u}_k)$ such that t' is top-level parent of t.

Let task $(t, ., ., .) \in invocs(m)$ and m is defined in a program other than the top-level program; under the assumption that every task invocation has unique task name and program structure of well-formed programs, m is unique for t. Let the last activation of m is at a configuration u_m and there are n_o (where $n_o \in \mathbb{N}$ and $0 \le n_o \le n$) time transitions between u_m and u_k on trace γ^* and switch triggers for current invocation of m are enabled after n_s time transitions. Consider t', the top-level parent of t is invoked in mode m'. Let the last activation of m' is at a configuration $u'_{m'}$ and there are n'_o (where $n'_o \in \mathbb{N}$ and $0 \le n'_o \le n$) time transitions between $u'_{m'}$ and u_j on trace γ^{**} and switch triggers for current invocation of m' are enabled after n'_s time transitions.

Observation 1 Invocation of m coincides with the invocation of mode m'. The environment behavior is identical for traces γ and γ' and period of a mode is same as that of its ancestors. This implies that $n_o = n'_o$ and $n'_s = n_s$. In other words period of t in γ and period of t' in γ' overlaps.

Observation 2 For all modes active at u_k , the corresponding top-level parent mode is active at configuration u_j . The proof is by contradiction. Let mode m_1 be enabled at u_k while the corresponding top-level mode m_n has not been enabled at u_j . There are two possibilities. First, top-level parent m_n is not in P. This is not possible as for well-formed programs there is only one top-level program (constraint C1.1). Second, m_n has terminated while mode m is active. This is also not feasible: (1) mode m_1 has an unique top-level parent, (2) when mode m_n terminates all modes in subsequent refinements terminate and (3) when m_n switches, switch triggers for all modes in refinements are removed and thus eliminating the possibility of modes in refinement programs switching between themselves when the top-level parent in not active.

From the above observations, period for each task in $tasks(u_k)$ on trace γ coincides with the period of the corresponding top-level parent task in γ' .

Observation 3 For each task $t' \in tasks'_i(u_j)$ there exists at most one task $t \in tasks_i(u_k)$ such that t' is a top-level parent of t. In other words, a task has an unique top-level parent task relative to all tasks that can execute in parallel. Program P being well-formed task t has an unique parent relative to all other tasks in m and tasks in all modes of sibling modules of M (where $m \in modes(M)$). Using the above constraint and program structure of well-formed programs, it can be proved that for any two tasks either they have different top-level parents or they cannot execute in parallel; refer Section 4.7 for the complete proof.

Observation 4 If $(t, n_e, n_r) \in ready_i(u_k)$, and $(t', n_e', n_r') \in ready_i(u_j)$ then $n_e \leq n_e'$ and $n_r \leq n_r'$. Let t does not have preceding tasks i.e. the release depends only on the transitive read time of t. Say t has been released n_l time transitions earlier (where $n_l \in \mathbb{N}$ and $n_l \leq n_o$) in γ^* , and t' must have been released $n'_{l'}$ time transitions earlier (where $n_l \in \mathbb{N}$ and $n_l \leq n_o$) in γ^* , and t' must have been released $n'_{l'}$ time transitions earlier (where $n'_{l'} \in \mathbb{N}$ and $n'_{l'} \leq n_o$) in γ^* . From from well-formedness, $r^*(t) \leq r^*(t')$ which implies $(n_o - n_l) \leq (n_o - n'_{l'})$ or $n'_{l'} \leq n_l$. Given the definition of scheduler sch and well-timedness constraints (wcet(t) \leq wcet(t') and wctt(t) \leq wctt(t')), observation 2 holds for t and t'. This also implies that t completes execution before t'.

If t has precedences, then the claim can be proved by induction. The release event for t and t' be (n, complete) and (n', complete'). The time ticks $n \le n'$ (from constraint of transitive release time). For each $compl(t_i) \in complete$,

there is a $compl(t'_i) \in complete'$ in the release trigger for t' where t'_i is parent of t_i . By inductive hypothesis, completion event for each t_i cannot be later than that of t'_i (the base case of the argument has been discussed above). In other words all of the completion events in complete' should have occurred before the completion events in complete which implies that t' must have been released later than t.

The observation also argues the necessity of four cases in definition of sch: (a) t is a concrete task of the top-level mode and hence is executing in both abstract and concrete program, (b) t has not been released, t' may (or may not) have been released, (c) t has been released but not terminated, t' has been released and terminated and (d) both t and t' have been released but neither have terminated.

Claim 7 Scheduler sch is time safe.

Let t' updates a communicator c' at configuration u'_p and task t updates a communicator c at u_q .

Observation 5 Task t or none of its preceding tasks are in $tasks_i(u_q)$ or $ready_i(u_q)$. Let no other communicator is updated by t' or no switch trigger for mode m' is handled between u'_j and u'_p . Similarly, let no other communicator is updated by t and no switch trigger for mode m is handled in between u_k and u_q . Let there be $n'_{c'} \in \mathbb{N}_{>0}$ time transitions between u'_j and u'_p and $n_c \in \mathbb{N}_{>0}$ time transitions between u_k and u_q . Trace γ' is time safe; so t' or no task preceding t' in $tasks_i(u'_p)$ or $ready_i(u'_p)$. Without loss of generality, let t' terminates after $n'_{t'}$ time transitions $(n'_{t'} \in \mathbb{N} \text{ and } n'_{t'} \leq n'_{c'})$. If t terminates after n_t time transitions $(n_t \in \mathbb{N})$ then $n_t \leq n'_{t'}$ (from discussion of observation 1). Also $n'_{c'} \leq n_c$ as $\tau^*(t') \leq \tau^*(t)$. From above we have, $n_t \leq n'_{t'} \leq n'_{c'} \leq n_c$ which implies that $t \notin tasks_i(u_q)$ and $t \notin tasks_i(u_q)$. If task t has been terminated all the preceding tasks must have terminated. There is a special case when $n_t = n'_{t'} = n'_c = n_s$ (i.e. the communicator update and mode switch check would be enabled simultaneously). However from operational semantics, the communicator update would be handled before switch check; thus excluding the possibility of adding t in task set by new mode invocations. Thus u_q is time safe.

Observation 6 Two invocations of t cannot overlap. There are two possibilities - 1, t writes to a communicator at the end of mode period and 2, t writes to a port (but not any communicator). The first case has been discussed above. Time-safety of γ ensures that execution of t' (irrespective of whether it writes to a communicator or not) is complete after $n'_{t'} \leq n_s$ time event transitions. We know $n_t \leq n'_{t'}$. If $n_t = n'_{t'} = n_s$ the operational semantics ensure that task is removed from task set before mode m is invoked i.e. another instance of t is invoked.

Claim 8 Scheduler sch is transmission safe.

Let host h_i be transmitting the evaluation. So $tmap'(h_i) = t'$ with $(t', 0, n_r') \in toh_i(u'_j)$. Scheduler sch' being transmission safe, for all hosts $h_j \in hset/h_i$, $tmap'(h_j) = \phi$. From definition of sch, $tmap(h_j) = \phi$. The last proof shows that t cannot complete execution later than t'. This along with the definition of sch implies that the transmission for the two tasks start at the same instance from the start of program execution. From well-formedness constraints $wctt(t) \leq wctt(t')$. Thus either $t \notin tasks_i(u_k)$ or $(t, 0, n_r) \in toh_i(u_k)$ with $n_r \leq n_r'$. In the first case, $tmap(h_i) = \phi$, in the second case $tmap(h_i) = t$. The observation implies that when t is being transmitted, all other hosts are idle. In other words sch is transmission safe.

Observation 3 and 4 proves Claim 1 which along with Claim 2 shows that scheduler sch is safe. This contradicts the initial assumption and concludes the proof.

8 Related Works

Timed languages. HTL builds on the LET concept pioneered by the Giotto language [1]. LET-based languages include TDL [7], which like Giotto is restricted to periodic tasks; Timed Multitasking (TM) [8], which defines LET properties through deadlines; and xGiotto [9], an event-triggered LET language. HTL differs in that logical execution times are defined through the reading and writing of communicator instances. This adds considerable flexibility, and naturally supports aperiodic tasks and hierarchical refinement. In periodic languages such as Giotto, only very restricted forms of refinement are possible, and in event-triggered languages, such as xGiotto, scheduling quickly becomes intractable. Refer Appendix B for a detailed comparison between Giotto and HTL.

Synchronous languages. Esterel [10], Lustre [11], and Signal [12] are based on the synchrony assumption that the execution platform is sufficiently fast as to complete the execution before the arrival of the next environment event occurs. Similar to timed languages, the resulting behavior of synchronous languages is highly deterministic, and hence amenable to efficient formal verification. HTL differs from synchronous languages in the program structure, which supports the refinement of tasks into task groups with precedences.

Real-time languages for specialized domains. nesC [13] is targeted towards network-based applications for small, distributed sensor devices. Erlang [14] is a concurrent functional programming language for real-time systems, specifically for telephony and telecommunication. Flex [15] extends C++ by introducing explicit real-time constraints and offers flexible trade-offs between time, resources and precision. Timber [16] is a programming language for implementing event-driven real-time systems. nesC and Erlang are targeted toward soft real-time requirements, while HTL is targeted toward hard real-time. Unlike in HTL, program execution in nesC and Timber is not schedule independent. Flex allows tasks to miss a deadline (in which case it provides an imprecise computation); in HTL this is a run-time error. None of the above languages supports a compositional communicator model and hierarchical task refinement.

9 Conclusion

In this report we present HTL, a hierarchical coordination language for safety critical hard real-time applications. HTL is built upon the LET model of task execution and allows parallel composition of modules and horizontal refinement of tasks without modifying the timing behavior. The hierarchical layers of abstraction allows efficient and concise specification without overloading program analysis. We present the restrictions on a general HTL program to guarantee schedulability of lower levels if higher levels of abstraction are schedulable. The report presents the operational semantics for HTL and discusses the implementation of an HTL compiler to generate code for the Embedded Machine.

References

- Henzinger, T.A., Horowitz, B., Kirsch, C.M.: GIOTTO: A time-triggered language for embedded programming. Proceedings of the IEEE 91 (2003) 84–99
- [2] Henzinger, T.A., Kirsch, C.M.: The Embedded Machine: Predictable, portable real-time code. In: Proceedings of Programming Language Design and Implementation, ACM Press (2002) 315–326
- [3] FlexRay: Road Vehicles Interchange of Digital Information Controller Area Network (CAN) for High-Speed Communication. (International Standards Organisation (ISO). ISO Standard -11898, Nov 1993)
- [4] CAN: (Flexray communications system specifications 2.1, 2005)
- [5] Tindel, K., Clark, J.: Holistic schedulability for distributed hard real-time systems. Microprocessing and Microprogramming - Euromicro Journal (Special Issue on Parallel Embedded Real-Time Systems) (1994)
- [6] Kirsch, C., Sanvido, M., Henzinger, T.: A programmable microkernel for real-time systems. In: Proc. ACM/USENIX Conference on Virtual Execution Environments (VEE), ACM Press (2005)
- [7] Templ, J.: Tdl specification and report. Technical Report T004, Department of Computer Science, University of Salzburg (2004)
- [8] Liu, J., Lee, E.A.: Timed multitasking for real-time embedded software. IEEE Control Systems Magazine 23 (2003) 65–75
- [9] Ghosal, A., Henzinger, T.A., Kirsch, C.M., Sanvido, M.A.A.: Event-driven programming with logical execution times. In: Hybrid Systems Computation and Control. Lecture Notes in Computer Science 2993. Springer-Verlag (2004)
- [10] Boussinot, F., de Simone, R.: The ESTEREL language. Proceedings of the IEEE 79 (1991) 1293–1304
- [11] Halbwachs, N., Caspi, P., Raymond, P., Pilaud, D.: The synchronous data-flow programming language LUSTRE.
 Proceedings of the IEEE 79 (1991) 1305–1320
- [12] Guernic, P.L., Borgne, M.L., Gauthier, T., Maire, C.L.: Programming real time applications with signal. Proceedings of the IEEE (1991)
- [13] Gay, D., Levis, P., von Behren, R., Welsh, M., Brewer, E., Culler, D.: The nesC language: A holistic approach to networked embedded systems. In: Proceedings of Programming Languages Design and Implementation, ACM Press (2003) 1–11
- [14] Armstrong, J., Virding, R., Wikström, C., Williams, M.: Concurrent Programming in Erlang. Prentice-Hall (1992)
- [15] Kenny, K., Lin, K.J.: Building flexible real-time systems using the FLEX language. IEEE Computer 24 (1991) 70–78
- [16] Carlsson, M., Nordlander, J., Jones, M.: The semantic layers of timber. In: The First Asian Symposium on Programming Langauges and Systems (APLAS), Springer Verlag (2003)

A Concrete Syntax

```
Package htlc;
Helpers
all
       = [0 .. 0xFFFF];
lowercase = ['a' .. 'z'];
uppercase = ['A' .. 'Z'];
digit = ['0' .. '9'];
hex_digit = [digit + [['a' .. 'f'] + ['A' .. 'F']]];
tab = 9;
cr = 13;
lf = 10;
eol = cr lf | cr | lf; // This takes care of different platforms
not_cr_lf = [all -[cr + lf]];
            = [all -'*'];
not_star
not_star_slash = [not_star -'/'];
           = (' ' | tab | eol)+;
blank
short_comment = '//' not_cr_lf* eol;
long_comment = '/*' not_star* '*'+ (not_star_slash not_star* '*'+)* '/';
comment = short_comment | long_comment;
letter = lowercase | uppercase | '_';
name = letter (letter | digit)*;
ident = name ('.' name)*;
Tokens
program
         = 'program';
communicator = 'communicator';
```

sensor	=	'sensor';
actuator	=	'actuator';
general	=	'general';
period	=	'period';
uses	=	'uses';
module	=	'module';
start	=	'start';
import	=	'import';
export	=	'export';
task	=	'task';
output	=	'output';
input	=	'input';

```
state = 'state';
parent
           = 'parent';
           = 'function';
function
update
           = 'update';
           = 'port';
port
mode
           = 'mode';
invoke
           = 'invoke';
           = 'switch';
switch
           = 'wcet';
wcet
init
           = 'init';
           = 'host';
host
ident = ident;
number = digit+;
semicolon = ';';
comma = ',';
        = '.';
dot
        = ':';
colon
greater_than = '>';
less_or_equal = '<=';</pre>
assign
         = ':=';
        = '(';
l_par
r_par
        = ')';
l_brace = '';
r_brace = '';
l_bracket = '[';
r_bracket = ']';
blank = blank;
comment = comment;
Ignored Tokens
blank, comment;
Productions
program_declaration_list = program_declaration*;
program_declaration
                       = program [program_name]:ident
                         l_brace
                           communicator_declaration_list?
                           module_declaration_list
                         r_brace;
```

```
communicator_declaration_list = communicator communicator_declaration* ;
communicator_declaration
                              = [type_name]:ident
                                [communicator_name]:ident
                                period [communicator_period]:number
                                init [init_driver]:ident
                                semicolon;
module_declaration_list = module_declaration*;
module_declaration
                        = module [module_name]:ident
                          host_declaration?
                          start [start_mode]:ident
                          l_brace
                            port_declaration_list?
                            task_declaration_list
                            mode_declaration_list
                          r_brace;
host_declaration = l_bracket
                     [host_name]:ident
                     [host_ip]:ip_declaration colon
                     [host_port]:number
                   r_bracket;
ip_declaration
                 = [a]:number [d1]:dot
                   [b]:number [d2]:dot
                   [c]:number [d3]:dot
                   [d]:number;
port_declaration_list = port port_declaration*;
port_declaration
                      = [port_type]:ident
                        [port_name]:ident assign [init_driver]:ident semicolon;
task_declaration_list = task_declaration*;
task_declaration
                      = task [task_name]:ident
                        input [input_formal_ports]:formal_ports
                        state [state_formal_ports]:state_ports
                        output [output_formal_ports]:formal_ports
                        task_function?
                        task_wcet?
                        semicolon;
task_function = function [function_name]:ident;
task_wcet
           = wcet [wcet_map]:number;
                 = l_par formal_port_list? r_par ;
formal_ports
formal_port_list = concrete formal_port formal_port_tail* | (formal_port+) ;
formal_port_tail = comma formal_port ;
formal_port
               = [type_name]:ident [port_name]:ident ;
state_ports
                = l_par state_port_list? r_par ;
```

```
state_port_list = concrete state_port_state_port_tail* | (state_port+) ;
state_port_tail = comma state_port ;
              = [type_name]:ident [state_name]:ident
state_port
                  assign [init_driver]:ident ;
mode_declaration_list = mode_declaration*;
mode declaration
                      = mode [mode_name]:ident
                        period [mode_period]:number
                        refine_program?
                        l_brace
                          task_invocation_list
                          mode_switch_list
                        r_brace;
refine_program = program [program_name]:ident;
task_invocation_list = task_invocation*;
task_invocation
                    = invoke [task_name]:ident
                       input [input_actual_ports]:actual_ports
                       output [output_actual_ports]:actual_ports
                       parent_task?
                       semicolon;
parent_task
                     = parent [task_name]:ident;
               = l_par actual_port_list? r_par ;
actual_ports
actual_port_list = concrete actual_port actual_port_tail* | (actual_port+) ;
actual_port_tail = comma actual_port ;
actual_port
               = concrete [port_name]:ident | communicator_instance ;
communicator_instance = l_par
                          [communicator_port_name]:ident comma
                          [communicator_instance_number]:number
                        r_par ;
mode_switch_list = mode_switch*;
mode_switch
                = switch
                   l_par
                     [condition_function]:ident
                     switch_ports
                   r_par
                   [destination_mode]:ident
                   semicolon;
                = l_par switch_port_list? r_par ;
switch_ports
switch_port_list = concrete switch_port switch_port_tail* | (switch_port+) ;
switch_port_tail = comma switch_port ;
              = [port_name]:ident;
switch_port
```

B Giotto vs. HTL

B.1 Comparison

The difference between Giotto and HTL is discussed based on the following example. There are three sensors (s_1, s_2, s_3) , two actuators (a_1, a_2) and four tasks (t_1, t_2, t_4, t_5) . The intended execution starts with tasks t_1, t_2, t_4 ; upon some predefined condition task t_4 is replaced by t_5 (the reverse switch is also possible). The data flow between tasks, sensors, and actuators is as follows: t_1 reads from s_1 , t_2 reads the output of t_1 and sensor s_2 , and updates actuator a_1 , t_4 (t_5) reads sensor s_3 and updates actuator a_2 . Tasks t_1 and t_2 should be executed every 10 ms, while tasks t_4 and t_5 should be executed every 5 ms. Figure 17 and Figure 18 shows (simplified) Giotto and HTL code.

```
mode m1() period 10 {
                                                               mode m2() period 10 {
  actfreq 1 do al(al_drv);
                                                                 actfreq 1 do al(al_drv);
   actfreq 2 do a2(a2_drv);
                                                                 actfreq 2 do a2(a2_drv);
   exitfreq 2 do m2(sw_drv);
                                                                  exitfreq 2 do ml(sw_drv);
   taskfreq 1 do t1(drv1);
                                                                 taskfreq 1 do t1(drv1);
   taskfreq 1 do t2(drv2);
                                                                  taskfreq 1 do t2(drv2);
   taskfreq 2 do t4(drv4);
                                                                 taskfreq 2 do t5(drv5);
}
                                                              }
```

Figure 17: Giotto modes

HTL implementation reduces latency than an equivalent Giotto implementation. In Giotto code, t_2 can read the output of t_1 only at period boundaries (even if t_1 terminates earlier than the period). In other words, there is a delay of one period. On the other hand, t_2 reads the output of t_1 in HTL implementation as soon as t_1 completes.

```
program P {
 communicator
 s1, s2, s3, a1, a2
                                                              program refP {
 module M10 start m10 {
                                                               module refM start refm1 {
  port pl
                                                               task t4 // concrete decl.
  task t1 // concrete decl.
                                                               task t5 // concrete decl.
  task t2 // concrete decl.
                                                               mode refm1 period 5 {
  mode m10 period 10 {
                                                               invoke t4 input (s3,0)
  invoke t1 input (s1.0)
                                                                 output (a2,5) parent t3;
            output (p1)
                                                                switch (cond, refm2);
   invoke t2 input (s2,0)
                                                               }
             output (a1,10)
                                                               mode refm2 period 5 {
}
                                                               invoke t5 input (s3,0)
                                                                 output (a2,5) parent t3;
                                                                switch (cond, refm1);
 module M5 start m5 {
  task t3 // concrete decl.
                                                               }
  mode m5 period 5 program refP {
  invoke t3 input (s3,0)
                                                              }
             output (a2,5)
}
```

Figure 18: HTL code fragements

HTL implementation reduces latency for sensor readings. In Giotto, the sensors are read at the start of task periods; thus s_1 is read once every 10 ms. In HTL, the sensors can be read in the middle of task periods. For example, the communicator instance of communicator s_2 , can be set to a number between 0 and 9 to indicate which sensor instance should be read within the period. If need be, the task can read multiple sensor instances within the period.



Figure 19: Giotto (a) and HTL (b) implementation diagrams;

HTL allows more structure than Giotto specification. The Giotto modes are different by only one task; mode m_2 invokes t_5 in place of t_4 (both of period 5). In HTL, the tasks are partitioned for efficient handling; mode m10 invoked tasks t_1 and t_2 and mode m5 invokes an abstract task t_3 (to be used a placeholder for both t_4 and t_5). Mode m5 is then refined by program refP which consists of two modes switching between themselves; mode refm1 invokes t_4 and mode refm2 invokes t_5 . This helps in code reduction and better structure with increase in choices.

B.2 Giotto-to-HTL

As we showed previously HTL is more powerful then Giotto, this means that there should be an algorithm which converts a Giotto program to an HTL program. In this subsection we present the conversion of a Giotto program to an HTL program based on three examples.

In the first example (Figure 20) we consider a Giotto program which consists of two modes (m_1 and m_2). Mode m_1 has a period of 6 and invokes two tasks: t_2 with a frequency of 3 (a period of 2), and t_6 with a frequency of 1 (a period of 6). Mode m_2 is similar to mode m_1 , the only difference being the fact that in mode m_2 task *task*₂ is replaced by t_3 , which has a frequency of 2 (a period of 3). Mode m_1 can switch to mode m_2 with a frequency of 3, the revers switch is also possible but with a frequency of 2. The corresponding HTL program will have three modules one for each frequency group that exists in Giotto program (M_2 , M_3 , and M_6). As it can be seen in Figure 20, module M_6 is straight forward, since it corresponds to the group of frequency 1, which is represented by only one task (t_6), which is invoked in both Giotto modes (it is not influenced by the mode switch); module M_6 contains only one mode which invokes only one task (t_6), and there is no switch. On the other hand modules M_2 and M_3 are much more complex, this is because the frequency groups represented by two modules are influenced by the mode switch. The two HTL modules have to express all possible states in which Giotto program can get due to the non-trivial mode switch. In order to accomplish this goal there has to be introduced empty modes (modes that do not invoke any task).

In the second example (Figure 21) the only difference is that a third mode (m_3) was added to the Giotto program, the following switches were added compare to the first case: mode m_2 can switch to mode m_3 , and mode m_3 can switch to mode m_1 . Regarding the corresponding HTL program, it can be seen that a new module (M₄) was added, since there is



Figure 20: Example 1

a new frequency group, module M_6 is unchanged since it is not affected by the new added mode, while modules M_2 and M_3 have become more complex, since they have to express more possible states.

In the third example (Figure 22) we can see that there are two groups of frequency (represented by tasks t_6 , and t_2) which are not influenced by the mode switch, they will be express in HTL by simple modules (M₆ and M₂, respectively), while the other two groups of frequency (represented by tasks t_3 , and t_4) being influenced by the mode switch will lead to complex modules (M₃ and M₄ respectively) in the HTL program.

In conclusion when converting a Giotto program to an HTL program, for each group of frequency in Giotto program there has to be a module in the top-level program of the HTL program, the complexity of a module depends on how the mode switches from Giotto program affect the corresponding group of frequency.



Module M3

T3: modes with period 3 and release task t32: empty mode with period 1

- denotes current Giotto mode is m2
- 1: empty mode with period 1 denotes current Giotto mode is m1
- 3: empty mode with period 1 denotes current Giotto mode is m3







Figure 21: Example 2



Module M4



Figure 22: Example 3

C Flattening

Given a well-timed HTL program, P, the program can be converted into a program P' with same number of modules as in P but with all mode declaration of the form (m, ., .); in other words all modes in the top-level program with refinement are replaced by modes with no refinement. Instead of presenting a formal translation algorithm we will motivate the case through examples.



Figure 23: Flattening HTL program

If the top level program is a leaf program, no further flattening is required; otherwise each mode is replaced by (recursively flattened) refinement program as in Figure 23. Renaming of all communicators, modules, modes, ports, task declarations, task invocations are to be performed first. Next the procedure *FlattenTopLevelProgram* is invoked on the top-level program. If the program is a leaf program then no further action is necessary. Otherwise each mode of the modules which has a refinement has to be flattened. This is carried in two steps. For a mode declaration (m, ..., P'), first the program is flattened (recursive invocation), second, converting the set of modules to one module and third, merging the single module program with mode m.

Algorithm 4 FlattenTopLevelProgram (P)				

If a program P' is not top-level and it is a leaf program the modules can be converted into one single module (Figure 23). This is possible because all modes have identical period; hence composition of the modes can be performed without any need to modify the semantics of mode switches. The conversion is not possible for top-level program as mode periods are different.

Algorithm 5 FlattenAndConvertToSingleModule

<u> </u>
if P is a leaf program and $ modules(P) = 1$
return;
if P is a leaf program
define a new module declaration
$(\tt M, \tt portdecl, taskdecl, modedecl, smode)$
M = composition of module names in modules(P)
<pre>portdecl = union of portdecl of all modules in P</pre>
taskdecl = union of concrete task declarations of all modules in P
empty modedecl and empty smode
k := modules(P)
for each unique combination $m_1,, m_k$ of one mode from each module
create (m, invocs, switches)
$\mathbf{m} = \mathbf{m}_1 \cdot \mathbf{m}_2 \cdot \mathbf{m}_k$
$\texttt{invocs} = \texttt{invocs}_1 \cup \texttt{invocs}_2 \cup\texttt{invocs}_k$
$switches = Power set of mode switches switches, ., switches_k$
add m in moduledecl
smode is the combination with all start modes
return
else
for each module $M \in modules(P)$
for each $(m,.,.,P') \in modedecl(M)$
invoke FlattenAndConvertToSingleModule on P'
invoke MergeModeWithProgram on m, P'
invoke FlattenAndConvertToSingleModule on P
return

Algorithm 6 MergeModeWithProgram (m, P')

single module M' in P' and let (m,invocs,switches,P') in modedecl(M)

// modify all mode declarations in modedecl(M')
// modify task invocations
 copy all concrete task invocations of m to all modes of M'
// modify mode switches
 the mode switch conditions are added with
 not-switch-condition for switches in m
 copy all mode switches of m to each mode in M'

// modify M

copy all task declarations of M' to M copy all port declarations of M' to M

// modify switches from modes in M' other than m
for all switches with destination mode m
replace destination mode by smode of M'

 $remove\;(\tt m, \tt invocs, \tt switches, P')\; from\; \tt modedecl(M)$